

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212d8snfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# R8C/2C Group, R8C/2D Group RENESAS MCU

REJ03B0183-0210 Rev.2.10 Dec 05, 2007

### 1. Overview

#### 1.1 Features

The R8C/2C Group and R8C/2D Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2D Group has on-chip data flash (1 KB  $\times$  2 blocks).

The difference between the R8C/2C Group and R8C/2D Group is only the presence or absence of data flash. Their peripheral functions are the same.

# 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



Page 1 of 57

# 1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2C Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2D Group.

Table 1.1 Specifications for R8C/2C Group (1)

Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2C Group.
Power Supply	Voltage detection	Power-on reset
Voltage Detection	circuit	Voltage detection 3
I/O Ports	Programmable I/O	Input-only: 2 pins
1,01010	ports	CMOS I/O ports: 71, selectable pull-up resistor
	Porto	High current drive ports: 8
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
Clock	circuits	On-chip oscillator (high-speed, low-speed)
	on outlo	(high-speed on-chip oscillator has a frequency adjustment function),
		XCIN clock oscillation circuit (32 kHz)
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		External: 5 sources, Internal: 23 sources, Software: 4 sources
		Priority levels: 7 levels
Watchdog Time	er	15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
	T 00	(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
	Timer RE	mode (PWM output 2 pins with fixed period)
	Tillel KE	8 bits × 1 Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode
	Timer RF	16 bits × 1 (with capture/compare register pin and compare register pin)
		Input capture mode, output compare mode



# 1.2 Product List

Table 1.5 lists Product List for R8C/2C Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2C Group, Table 1.6 lists Product List for R8C/2D Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2D Group.

Table 1.5 Product List for R8C/2C Group

Current of Dec. 2007

Part No.	ROM Capacity	RAM Capacity	Package Type	Re	marks
R5F212C7SNFP	48 Kbytes	2.5 Kbytes	PLQP0080KB-A	N version	
R5F212C8SNFP	64 Kbytes	3 Kbytes	PLQP0080KB-A	]	
R5F212CASNFP	96 Kbytes	7 Kbytes	PLQP0080KB-A	]	
R5F212CCSNFP	128 Kbytes	7.5 Kbytes	PLQP0080KB-A		
R5F212C7SDFP	48 Kbytes	2.5 Kbytes	PLQP0080KB-A	D version	
R5F212C8SDFP	64 Kbytes	3 Kbytes	PLQP0080KB-A	]	
R5F212CASDFP	96 Kbytes	7 Kbytes	PLQP0080KB-A		
R5F212CCSDFP	128 Kbytes	7.5 Kbytes	PLQP0080KB-A	]	
R5F212C7SNXXXFP	48 Kbytes	2.5 Kbytes	PLQP0080KB-A	N version	Factory
R5F212C8SNXXXFP	64 Kbytes	3 Kbytes	PLQP0080KB-A		programming
R5F212CASNXXXFP	96 Kbytes	7 Kbytes	PLQP0080KB-A		product <sup>(1)</sup>
R5F212CCSNXXXFP	128 Kbytes	7.5 Kbytes	PLQP0080KB-A	]	
R5F212C7SDXXXFP	48 Kbytes	2.5 Kbytes	PLQP0080KB-A	D version	
R5F212C8SDXXXFP	64 Kbytes	3 Kbytes	PLQP0080KB-A		
R5F212CASDXXXFP	96 Kbytes	7 Kbytes	PLQP0080KB-A		
R5F212CCSDXXXFP	128 Kbytes	7.5 Kbytes	PLQP0080KB-A		

### NOTE:

<sup>1.</sup> The user ROM is programmed before shipment.

# 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

Pin Name Information by Pin Number (2) Table 1.8

Die				I/O Pin Fu	unctions for of P	eripheral N	lodules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter
46		P6_7	ĪNT3		RXD1			
47		P6_5			(CLK1) <sup>(1)</sup> /CLK2			
48		P6_4			RXD2			
49		P6_3			TXD2			
50		P3_1		TRBO				
51		P3_0		TRAO				
52		P3_6	(INT1) <sup>(1)</sup>					
53		P3_2	(INT2) <sup>(1)</sup>					
54		P1_3	KI3					AN11
55		P1_2	KI2					AN10
56		P1_1	KI1					AN9
57		P1_0	KI0					AN8
58		P7_7						AN19
59		P7_6						AN18
60		P7_5						AN17
61		P7_4						AN16
62		P7_3						AN15
63		P7_2						AN14
64		P7_1						AN13
65		P7_0						AN12
66		P0_0						AN7
67		P0_1						AN6
68		P0_2						AN5
69		P0_3						AN4
70		P0_4						AN3
71		P6_2						
72		P6_1						
73		P0_5			CLK1			AN2
74		P0_6						AN1/DA0
75	VSS/AVSS							
76		P0_7						AN0/DA1
77	VREF							
78	VCC/AVCC							
79		P3_7				SSO		
80		P3_5				SSCK	SCL	

# NOTE:

1. Can be assigned to the pin in parentheses by a program.

Pin Functions (2) **Table 1.10** 

Item	Pin Name	I/O Type	Description
A/D converter	AN0 to AN19	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	D/A converter output pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_5, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  P2_0 to P2_7 also function as LED drive ports.
Input port	P4_6, P4_7	1	Input-only ports

I: Input

O: Output

I/O: Input and output

# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



# 3. Memory

## 3.1 R8C/2C Group

Figure 3.1 is a Memory Map of R8C/2C Group. The R8C/2C group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2C Group

### 3.2 R8C/2D Group

Figure 3.2 is a Memory Map of R8C/2D Group. The R8C/2D group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/2D Group

SFR Information (2)<sup>(1)</sup> Table 4.2

A d drago	Dowleton	Cumhal	After react
Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh			
004Fh	SSU/IIC Interrupt Control Register <sup>(2)</sup>	SSUIC / IICIC	XXXXX000b
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b XXXXX000b
0052h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0053h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0054H	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
	Timer NA interrupt Control Register	IRAIC	^^^^0
0057h	Times DD Interview Control D	TDDIO	VVVVV000b
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
005Fh	Capture Interrupt Control Register	CAPIC	XXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			+
006Eh			+
006Fh			
000111 0070h			
0070H			
007111 0072h			
0072h			
0073h			
0075h			
0076h			
0077h			
0078h			
0079h			
		1	1
007Ah			
007Bh			
007Bh 007Ch			
007Bh 007Ch 007Dh			
007Bh 007Ch			

- X: Undefined
  NOTES:

  1. The blank regions are reserved. Do not access locations in these regions.
  2. Selected by the IICSEL bit in the PMR register.

SFR Information (8)<sup>(1)</sup> Table 4.8

Address	Register	Symbol	After reset
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h			
01C9h			
01CAh			
01CAII			
01CCh			
01CCh			
01000			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F111			
01F3h 01F4h			
01F4h 01F5h			
01F5h			
01500			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 5.6 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance <sup>(2)</sup>		10,000(3)	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	=	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	ı	5.5	V
=	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C
-	Data hold time <sup>(9)</sup>	Ambient temperature = 55 °C	20	-	-	year

#### NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. –40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.16 Electrical Characteristics (1) [Vcc = 5 V]

Cumbal	Por	rameter	Condition -		Standard			Unit
Symbol	Pai	ameter			Min.	Тур.	Max.	Ulill
Voн Output "H" volt		Except P2_0 to P2_7,	Iон = −5 mA		Vcc - 2.0	1	Vcc	V
		XOUT	IOH = -200 μA		Vcc - 0.5	-	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Drive capacity HIGH	IOH = −1 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Ioн = -500 μA	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7,	IoL = 5 mA		_	_	2.0	V
		XOUT	Ιοι = 200 μΑ		_	_	0.45	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 20 mA	_	_	2.0	V
			Drive capacity LOW	IoL = 5 mA	_	_	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	_	_	2.0	V
			Drive capacity LOW	IoL = 500 μA	=	_	2.0	V
VT+-VT-	Hysteresis	INTO,   INT1,   INT2,   INT3,   KI0,   KI1,   KI2,   KI3,   TRAIO,   TRFI,   RXD0,   RXD1,   CLK0,   CLK1,   CLK2,   SSI,   SCL,   SDA,   SSO			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
lін	Input "H" current		VI = 5 V		=	=	5.0	μΑ
lıL	Input "L" current		VI = 0 V		=	-	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			=	1.0	_	ΜΩ
RfXCIN	Feedback resistance	XCIN			-	18	-	МΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

# NOTE:

<sup>1.</sup> Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.17 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard		Unit
•			i.v.s	Min.	Тур.	Max.	
CC	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	12	20	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	16	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	1	7		mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5.5		mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4.5		mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	6	12	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	150	400	μА
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	150	400	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	35	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	30	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	18	55	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μА	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.3		μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.7	_	μА

### **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

**XIN Input, XCIN Input Table 5.18** 

Symbol	Parameter		Standard		
Symbol	Faranetei	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	_	μS	





Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

TRAIO Input, INT1 Input **Table 5.19** 

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	=	ns	
twh(traio)	TRAIO input "H" width	40	=	ns	
twl(traio)	TRAIO input "L" width	40	=	ns	



TRAIO Input and INT1 Input Timing Diagram when Vcc = 5 V Figure 5.9

**Table 5.20 TRFI** Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRFI)	TRFI input cycle time	400(1)	=	ns	
twh(TRFI)	TRFI input "H" width	200(2)	_	ns	
twl(trfi)	TRFI input "L" width	200(2)	=	ns	

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.10 TRFI Input Timing Diagram when Vcc = 5 V

Table 5.23 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	Iон = −1 mA		Vcc - 0.5	=	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	lон = −5 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	lон = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	lон = −0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA		=	-	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 5 mA	=	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	=	=	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, TRFI, RXDO, RXD1, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	=	V
Iн	Input "H" current		VI = 3 V		_	_	4.0	μА
lı∟	Input "L" current		VI = 0 V		-	_	-4.0	μA
RPULLUP	•		VI = 0 V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			_	3.0	_	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	18	-	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

#### NOTE

<sup>1.</sup> Vcc = 2.7 to 3.3 V at Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.24 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	11	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	145	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	145	400	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	28	85	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	17	50	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.3	_	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	2.1	=	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.65	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	=	1.65		μА

Table 5.30 Electrical Characteristics (5) [VCC = 2.2 V]

Symbol	Parameter		Condition		Standard			Unit
					Min.	Тур.	Max.	Offic
Voн	Output "H" voltage	Except P2_0 to P2_7, XOUT	Iон = −1 mA		Vcc - 0.5	_	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	lон = −2 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	lон = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	lон = −0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA		=	-	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 2 mA	_	_	0.5	V
			Drive capacity LOW	IoL = 1 mA	-	_	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	=	_	0.5	V
VT+-VT-	Hysteresis	NT0,   NT1,   NT2,   NT3,   KI0,   KI1,   KI2,   KI3,   TRAIO,   TRFI,   RXD0,   RXD1,   CLK0,   CLK1,   CLK2,   SSI,   SCL,   SDA,   SSO			0.05	0.3	=	V
		RESET			0.05	0.15	-	V
lін	Input "H" current		VI = 2.2 V		-	_	4.0	μА
lıL	Input "L" current		VI = 0 V		_	_	-4.0	μA
RPULLUP	Pull-up resistance		VI = 0 V		100	200	600	kΩ
RfXIN	Feedback resistance	XIN			-	5	-	MΩ
RfXCIN	Feedback resistance	XCIN			=	35	=	MΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

#### NOTE

<sup>1.</sup> VCC = 2.2 V at  $T_{OPT} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), f(XIN) = 5 MHz, unless otherwise specified.