

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	7.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212dcsnfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Table 1.4 Specifications for R8C/2D Group (2)

Item	Function	Specification
Serial	UART0, UART1,	Clock synchronous serial I/O/UART x 3
Interface	UART2	
Clock Synchror	nous Serial I/O with	1 (shared with I ² C-bus)
Chip Select (S	SU)	
I ² C bus ⁽¹⁾		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 20 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution x 2 circuits
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V
		Programming and erasure endurance: 10,000 times (data flash)
		1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Free	luency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V)
Voltage		f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)
Current concur	mntion	
Current consur	приоп	12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
		2.1 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))
		0.65 μA (VCC = 3.0 V, stop mode)
Operating Amb	ient Temperature	-20 to 85°C (N version)
		-40 to 85°C (D version) ⁽²⁾
		-20 to 105°C (Y version) ⁽³⁾
Package		80-pin LQFP
		Package code: PLQP0080KB-A (previous code: 80P6Q-A)

- I²C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



SFR Information (2)⁽¹⁾ Table 4.2

A d drago	Dowleton	Cumhal	After react
Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh			
004Fh	SSU/IIC Interrupt Control Register ⁽²⁾	SSUIC / IICIC	XXXXX000b
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b XXXXX000b
0052h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0053h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0054H	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
	Timer NA interrupt Control Register	IRAIC	^^^^0
0057h	Times DD Interview Control D	TDDIO	VVVVV000b
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
005Fh	Capture Interrupt Control Register	CAPIC	XXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			+
006Eh			+
006Fh			
000111 0070h			
0070H			
007111 0072h			
0072h			
0073h			
0075h			
0076h			
0077h			
0078h			
0079h			
		1	1
007Ah			
007Bh			
007Bh 007Ch			
007Bh 007Ch 007Dh			
007Bh 007Ch			

- X: Undefined
 NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.
 2. Selected by the IICSEL bit in the PMR register.

SFR Information (3)⁽¹⁾ Table 4.3

Address	Register	Symbol	After reset
0080h	1.09.00		
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh 00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A0n 00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A111	UARTO Transmit Buffer Register	U0TB	XXh
00A2H	OAKTO Halisiliik bullet Kegistel	0016	XXh
00A3h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A4fi	UART0 Transmit/Receive Control Register 1	U0C1	00001000b
00A6h	UARTO Receive Buffer Register	U0RB	XXh
00A7h	Office Reserve Buildi Register	COND	XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register(2)	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register ⁽²⁾	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2/SAR	00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register ⁽²⁾	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh
005111	TO THOUGHT Data Register / 110 Data Receive Data Register /	22	•

- X: Undefined
 NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.
 2. Selected by the IICSEL bit in the PMR register.

SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
014111 0142h	Timer RD I/O Control Register C0	TRDIORA0	10001000b
0142H	Timer RD Status Register 0	TRDSR0	110001000b
0143H	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0144II 0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11110000b
0146h	Timer RD Counter 0	TRD0	00h
0147h	This is souther o		00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	,		FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h		TDD001:	00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Times DD Coursel Desister D4	TDDODD4	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh 015Ch	Timer RD General Register C1	TRDGRC1	FFh FFh
015Ch	I miner VD General Kegister CT	INDUNCT	FFh FFh
015Dh 015Eh	Timer RD General Register D1	TRDGRD1	FFh
015En	Times VD Octicial Megister DT	ומאסמאו	FFh
0160h	UART2 Transmit/Receive Mode Register	U2MR	00h
0161h	UART2 Bit Rate Register	U2BRG	XXh
0161h	UART2 Transmit Buffer Register	U2TB	XXh
0163h		1	XXh
0164h	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
0165h	UART2 Transmit/Receive Control Register 1	U2C1	0000000b
0166h	UART2 Receive Buffer Register	U2RB	XXh
0167h	Ĭ		XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch 017Dh			
017Dh 017Eh			
017En			
U1/FII			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (7)⁽¹⁾ Table 4.7

Address	Register	Symbol	After reset
0180h	register	Symbol	Aitei ieset
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh	-		
01AEh	-		
01AFh	-		
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h		E. 15.	40000001//
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h		51100	
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (8)⁽¹⁾ Table 4.8

Address	Register	Symbol	After reset
01C0h	g.a.a.		1 1101 10001
01C1h			
01C2h			
01C3h 01C4h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			<u> </u>
01EEh			
01EFh			
01F0h			<u> </u>
01F1h			<u> </u>
01F2h			
01F3h			
01F4h			
01F5h			
01F6h			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			

NOTE:


1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (9)⁽¹⁾ Table 4.9

0200h 0202h 0202	Address	Register	Symbol	After reset
0201h 0202h 0203h 0203	Address	Register	Symbol	Aitel leset
0202h 0203h 0204h 0205h 0206h 0206h 0208h 021h 021h 021h 021h 021h 021h 021h 021	0200H			
6203h 0205h 6208h 0205h 6207h 0205h 6207h 0205h 6208h 0205h 6210h 021h 6211h 021h 6212h 021h 6213h 021h 6214h 021h 6217h 021h 6218h 021h 6218h 021h 6218h 021h 6218h 021h 6221h 022h 6221h 022h 6222h 022h	020111 0202h			
0204h	0202H			
0205h 0207h 0207h 0207h 0208h 0218h 0228h	0203H			
0206h 0207h 0208h 0209h 0204h 0208h 0208h 0208h 0208h 0208h 020Ch 0208h 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Th 020Th 021h 021h 021h 021h 021h 021h 021h 021	0204H			
0207h 0208h 0208h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0201h 021d 021d 021d 021d 021d 021d 021d 021d	020311			
0208h 0204h 0204h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0210h 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0216h 0216h 0217h 0216h 0217h 0218h 0217h 0218h 0228h 0238h 0238h 0238h 0238h 0238h 0238h	020011			
0208h 0208h 0208h 0200h 0200h 0200h 020ft 020ft 0210h 021th 021th 021th 021sh 022sh	0207h			
020Ah 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 0210h 0211h 0211h 0212h 0213h 0214h 0217h 0218h 0217h 0218h 0219h 0219h 0219h 0219h 021H 0212h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 021Ch 0	0208h			
0208h	0209h			
020Ch	020An			
0200h 020Fh 020Fh 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0215h 0218h 0219h 0219h 0219h 0219h 0219h 0211h 0211h 0212h 021A	020Bn			
020Eh (20Th 0210h (210h 0211h (212h 0213h (214h 0216h (216h 0216h (217h) 0217h (217h) 0218h (217h) 0218h (217h) 0218h (218h) 0219h (218h) 0210h (218h) 0210h (218h) 0210h (218h) 0210h (218h) 0210h (218h) 0211h (228h) 0221h (228h) 0222h (228h)	020Ch			
020Fh 0210h 0211h 0211h 0213h 0213h 0213h 0216h 0216h 0216h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0220h 0220h 0220h 0222h 0223h 0233h 0233h	020Dh			
0210h 0212h 0212h 0213h 0214h 0215h 0215h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 0210h 0211h 0212h 0221h 0222h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0228h 0238h 0238h 0238h 0238h 0238h				
0211h 0213h 0213h 0214h 0215h 0215h 0215h 0217h 0218h 0217h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0210h 0210h 0210h 0210h 0210h 0210h 0220h 0220h 0222h 0222h 0222h 022h 0	020Fh			
0212h 0213h 0214h 0214h 0216h 0217h 0217h 0218h 0219h 0219h 0219h 021h 021h 021h 021h 021h 021h 021h 021	0210h			
0213h	0211h			
0214h 0215h 0216h 0217h 0217h 0218h 0219h 0219h 0218h 0210h 021Dh 021Dh 021Dh 021Dh 0221h 0220h 0221h 0222h 022h 022h 022h	0212h			
0216h 0217h 0218h 0219h 0219h 0218h 0219h 0218h 0218h 0210h 0211h 0211h 0211h 0212h 0212h 0212h 0212h 0212h 022h 02	0213h			
0216h 0217h 0218h 0219h 0219h 0218h 0218h 0216h 0216h 0216h 021Ch 021Dh 021Eh 0220h 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0226h 0227h 0228h 0227h 0228h 0228h 0227h 0228h				
0217h 0218h 0219h 0218h 0218h 021Bh 021Ch 021Ch 021Eh 021Eh 0221Fh 0222h 0221h 0222h 0223h 0223h 0223h 0228h 0233h 0233h 0234h 0235h 0233h 0234h 0238h	0215h			
0218h 021Ah 021Bh 021Ah 021Bh 021Ch 021Ch 021Ch 021Eh 021Eh 021Eh 022Ph 022N 022N 022N 022Sh 022Sh 022Sh 022Sh 022Ph 023Ph	0216h			
0219h 0218h 021Ch 021Ch 021Eh 021Eh 021Eh 0220h 0221h 0222h 0221h 0222h 0225h 0222h 0223h 0222h 0222h 0222h 0222h 0222h 0222h 0223h 0222h 0223h 0223h 0223h 0223h 0226h 022Ch 022Dh 022Ch 022Dh 022Ch 022Bh 022Ch 022Ch 022Bh 022Ch	0217h			
0218h 021Ch 021Dh 021Eh 021Eh 021Eh 022Th 022Th 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022sh 022fb 022fb 022fb 022fb 022fb 022fb 023fb 023h 023h 023h 023h 023h 023h 023h 023h	0218h			
021bh 021Ch 021Eh 021Eh 0220h 0221h 0221h 0222h 0222h 0222h 0223h 0225h 0225h 0228h 023h 023h 023h 023h 023h 023h 023h 023	0219h			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Ah			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Bh			
021Eh 021Eh 021Fh 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022ph	021Ch			
021Fh 0220h 0221h 0222h 0222h 0223h 0224h 0225h 0226h 0226h 0227h 0228h 0229h 0229h 0229h 0222h 0222h 0222h 0222h 0223h 0230h 0231h 0232h 0232h 0233h 0233h 0233h 0233h 0233h 0233h 0238h	021Dh			
021h 022h 022h 022h 022h 022h 022h 022h	021Eh			
0220h 0221h 0222h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 0229h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0233h 0233h 0331h 0332h 0333h 0334h 0335h 0336h 0337h 0338h 0233h	021Fh			
0221h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 022Bh 022Dh 022Ch 022Ph 022Ph 022Ph 022Ph 023h	0220h			
0222h 0224h 0225h 0226h 0227h 0228h 0229h 022bh 022ch 022ph 023ph 023h	0221h			
0224h 0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Eh 0230h 0231h 0233h 0233h 0234h 0233h 0234h 0235h 0235h 0237h 0238h 0237h 0238h 0238h 0238h 0238h 0239h 0238h 0238h 0238h 0239h 0238h	0222h			
0224h 0226h 0227h 0228h 0228h 0222h 022Ah 022Bh 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0238h 0237h 0238h 0237h 0238h	0223h			
0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0235h 0237h 0238h 0238h 0239h 0238h 0239h	0224h			
0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0235h 0236h 0237h 0239h 0239h 023Bh 023Ch 023Dh	0225h			
0228h 0228h 0228h 0228h 0228h 0228h 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0234h 0235h 0236h 0237h 0238h 0238h 0238h 0239h 0230h 0231h 0231h 0231h	0226h			
0228h 022Ah 022Bh 022Bh 022Ch 02Dh 022Eh 02Eh 022Fh 023Ah 0231h 0232h 0233h 0233h 0234h 0235h 0236h 0237h 0237h 0238h 0239h 023Ah 0238h 023Ah 023Bh 023Ch 023Dh 023Ch	0227h			
0229h 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Bh 023Ch 023Ch	0227H			
022Ah 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 023Ah 023Ah 023Bh 023Ch 023Dh	0220h			
022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Ah 023Ah 023Ah 023Ah 023Bh 023Ch 023Ch 023Dh	0223h			
022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0237h 0238h 0239h 023Ah 023Bh 023Bh 023Ch 023Ch 023Dh 023Dh	022AII			
022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022DII	 		
022Eh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 0239h 023Ah 023Bh 023Bh 023Ch 023Dh	022Dh	 		
022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022DII	 		
0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022EII			
0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0237h 0238h 0239h 0239h 023Ah 023Ah 023Ah 023Ah 023Bh 023Ch	022FN			
0232h 0233h 0234h 0235h 0235h 0236h 0237h 0238h 0238h 0239h 023Ah 023Bh 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch	023UN			
0233h 0234h 0235h 0236h 0237h 0238h 0239h 0239h 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch 023Dh	U231N			
0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Bh 023Ch 023Dh				
0235h 0236h 0237h 0238h 0239h 0238h 0238h 023Ah 023Bh 023Bh 023Ch 023Dh				
0236h 0237h 0238h 0239h 023Ah 023Bh 023Bh 023Ch 023Dh				
0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	0235h			
0238h 0239h 023Ah 023Bh 023Ch 023Dh				
0239h 023Ah 023Bh 023Ch 023Dh	0237h			
023Ah 023Bh 023Ch 023Dh	0238h			
023Bh 023Ch 023Dh				
023Bh 023Ch 023Dh	023Ah			
023Ch 023Dh	023Bh			
023Dh	023Ch			
	023Dh			
023Eh	023Eh			
023Fh	00055			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.



Ports P0 to P9 Timing Measurement Circuit Figure 5.1

Table 5.3 A/D Converter Characteristics(1)

Cymbol	Parameter	Conditions	Standard			Unit	
Symbol		-arameter	Conditions	Min.	Тур.	Max.	Offic
_	Resolution		Vref = AVCC	-	-	10	Bit
_	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	_	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	е		2.2	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
_	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVCC = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVCC = 2.2 to 5.5 V	1	_	5	MHz

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics(1)

Symbol	Parameter	Conditions	Standard			Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Resolution		=	=	8	Bit
_	Absolute accuracy		_	-	1.0	%
tsu	Setup time		_	-	3	μS
Ro	Output resistor		4	10	20	kΩ
lVref	Reference power input current	(NOTE 2)	_	_	1.5	mA

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), Ivref flows into the D/A converters.



Table 5.6 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		=	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=		97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. –40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.7 **Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		=	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	_	-	V

- 1. The measurement condition is Vcc = 2.2 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.8 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.9 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
	Farameter		Min.	Тур.	Max.	Onit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
_	Voltage monitor 2 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

- 1. The measurement condition is Vcc = 2.2 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.






Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

Table 5.17 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

Symbol	Parameter	Condition			Standard		Unit
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	12	20	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	16	mA
are Vss	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5.5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4.5		mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	6	12	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	150	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	150	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	35	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	30	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	18	55	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.3	=	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.7	_	μА

Table 5.23 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	IOH = −1 mA		Vcc - 0.5	=	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	lон = −5 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	lон = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	lон = −0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA		-	-	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 5 mA	=	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	=	=	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IoL = 50 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, TRFI, RXDO, RXD1, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO			0.1	0.3	-	V
		RESET			0.1	0.4	-	V
lін	Input "H" current	1	VI = 3 V		_	_	4.0	μА
lı∟	Input "L" current		VI = 0 V		-	_	-4.0	<u>.</u> μΑ
RPULLUP	Pull-up resistance		VI = 0 V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			_	3.0	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			-	18	-	МΩ
VRAM	RAM hold voltage		During stop mod	le	1.8	-	_	V

NOTE

^{1.} Vcc = 2.7 to 3.3 V at Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

XIN Input, XCIN Input Table 5.25

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	100	=	ns	
twh(xin)	XIN input "H" width	40	-	ns	
tWL(XIN)	XIN input "L" width	40	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	=	μS	
tWL(XCIN)	XCIN input "L" width	7	=	μS	




Figure 5.13 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

TRAIO Input, INT1 Input **Table 5.26**

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
tWL(TRAIO)	TRAIO input "L" width	120	_	ns	





Figure 5.14 TRAIO Input and INT1 Input Timing Diagram when Vcc = 3 V

Table 5.27 TRFI Input

Symbol	Parameter	Stan	Unit	
	Falameter			Max.
tc(TRFI)	TRFI input cycle time	1200(1)	-	ns
twh(TRFI)	TRFI input "H" width	600(2)	=	ns
twl(trfi)	TRFI input "L" width	600(2)		ns

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.



TRFI Input Timing Diagram when Vcc = 3 V Figure 5.15

Table 5.31 Electrical Characteristics (6) [Vcc = 2.2 V] $(Topr = -20 \text{ to } 85^{\circ}\text{C (N version)} / -40 \text{ to } 85^{\circ}\text{C (D version)}, \text{ unless otherwise specified.})$

Symbol	Parameter		Condition		Standard		Unit
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	4		mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	_	mA
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	=	110	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	=	125	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	27	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	20	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	12	40	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.8	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	1.9	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		0.6	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.60	-	μА

Table 5.35 Serial Interface

Symbol	Parameter	Stan	Unit	
	Falameter		Max.	Offic
tc(CK)	CLKi input cycle time	800	-	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	=	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 to 2




Figure 5.21 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.36 External Interrupt $\overline{\text{INTi}}$ (i = 0, 2, 3) Input

Symbol	Parameter		Standard		
	Falanielei	Min.	Max.	Unit	
tW(INH)	INTO input "H" width	1000(1)	-	ns	
tW(INL)	INTO input "L" width	1000(2)	_	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.22 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

