

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	792
Total RAM Bits	-
Number of I/O	120
Number of Gates	30000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	201-VFBGA, CSBGA
Supplier Device Package	201-CSP (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/aglp030v2-cs201i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

IGLOO PLUS Device Family Overview	1-1
General Description	1-1
IGLOO PLUS DC and Switching Characteristics	2-1
General Specifications	
Calculating Power Dissipation	
User I/O Characteristics	
VersaTile Characteristics	
Global Resource Characteristics	
Clock Conditioning Circuits	
Embedded SRAM and FIFO Characteristics	
Embedded FlashROM Characteristics	
JTAG 1532 Characteristics	
Pin Descriptions and Packaging	3-1
Supply Pins	
User Pins	
JTAG Pins	
Special Function Pins	
Packaging	
Related Documents	
Package Pin Assignments	1_1
VQ128	
VQ176	
CS201	
CS281	
CS289	
Datasheet Information	5 1
List of Changes	
•	
Datasheet Categories	5-8 5-8
SAJEDY VIOUGAL FUE SUCCION AND FUOLEKENADIOV ADDUCATIONS FUNCY	n-c

Security

Nonvolatile, flash-based IGLOO PLUS devices do not require a boot PROM, so there is no vulnerable external bitstream that can be easily copied. IGLOO PLUS devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile flash programming can offer.

IGLOO PLUS devices (except AGLP030) utilize a 128-bit flash-based lock and a separate AES key to provide the highest level of security in the FPGA industry for programmed intellectual property and configuration data. In addition, all FlashROM data in IGLOO PLUS devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. AES was adopted by the National Institute of Standards and Technology (NIST) in 2000 and replaces the 1977 DES standard. IGLOO PLUS devices have a built-in AES decryption engine and a flash-based AES key that make them the most comprehensive programmable logic device security solution available today. IGLOO PLUS devices with AES-based security provide a high level of protection for secure, remote field updates over public networks such as the Internet, and ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves.

Security, built into the FPGA fabric, is an inherent component of the IGLOO PLUS family. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. The IGLOO PLUS family, with FlashLock and AES security, is unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected with industry-standard security, making remote ISP possible. An IGLOO PLUS device provides the best available security for programmable logic designs.

Single Chip

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based IGLOO PLUS FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

The IGLOO PLUS devices can be operated with a 1.2 V or 1.5 V single-voltage supply for core and I/Os, eliminating the need for additional supplies while minimizing total power consumption.

Instant On

Flash-based IGLOO PLUS devices support Level 0 of the Instant On classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The Instant On feature of flash-based IGLOO PLUS devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs. In addition, glitches and brownouts in system power will not corrupt the IGLOO PLUS device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based IGLOO PLUS devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.

IGLOO PLUS flash FPGAs allow the user to quickly enter and exit Flash*Freeze mode. This is done almost instantly (within 1 µs), and the device retains configuration and data in registers and RAM. Unlike SRAM-based FPGAs, the device does not need to reload configuration and design state from external memory components; instead, it retains all necessary information to resume operation immediately.

Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike SRAM-based FPGAs, flash-based IGLOO PLUS devices allow all functionality to be Instant On; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm.

1-2 Revision 17



VersaTiles

The IGLOO PLUS core consists of VersaTiles, which have been enhanced beyond the ProASIC PLUS® core tiles. The IGLOO PLUS VersaTile supports the following:

- · All 3-input logic functions—LUT-3 equivalent
- · Latch with clear or set
- · D-flip-flop with clear or set
- · Enable D-flip-flop with clear or set

Refer to Figure 1-3 for VersaTile configurations.

LUT-3 Equivalent D-Flip-Flop with Clear or Set Data CLK CLR D-FF CLR CLR CLR CLR CLR CLR CLR

Figure 1-3 • VersaTile Configurations

User Nonvolatile FlashROM

IGLOO PLUS devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- · Internet protocol addressing (wireless or fixed)
- · System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- · Date stamping
- · Version management

The FlashROM is written using the standard IGLOO PLUS IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in AGLP030 devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The IGLOO PLUS development software solutions, Libero[®] System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.




Figure 2-5 • Output Buffer Model and Delays (example)






Figure 2-6 • Tristate Output Buffer Timing Model and Delays (example)

2-18 Revision 17



Table 2-22 • Summary of Maximum and Minimum DC Input Levels
Applicable to Commercial and Industrial Conditions

	Comm	nercial ¹	Indus	strial ²
	IIL ³	IIH⁴	IIL ³	IIH ⁴
DC I/O Standards	μΑ	μΑ	μΑ	μΑ
3.3 V LVTTL / 3.3 V LVCMOS	10	10	15	15
3.3 V LVCMOS Wide Range	10	10	15	15
2.5 V LVCMOS	10	10	15	15
1.8 V LVCMOS	10	10	15	15
1.5 V LVCMOS	10	10	15	15
1.2 V LVCMOS ⁵	10	10	15	15
1.2 V LVCMOS Wide Range ⁵	10	10	15	15

Notes:

- 1. Commercial range (0°C < T_A < 70°C)
- 2. Industrial range (-40° C < T_A < 85° C)
- 3. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 5. Applicable to IGLOO PLUS V2 devices operating at VCCI 3 VCC.

Summary of I/O Timing Characteristics – Default I/O Software Settings

Table 2-23 • Summary of AC Measuring Points

Standard	Measuring Trip Point (Vtrip)
3.3 V LVTTL / 3.3 V LVCMOS	1.4 V
3.3 V LVCMOS Wide Range	1.4 V
2.5 V LVCMOS	1.2 V
1.8 V LVCMOS	0.90 V
1.5 V LVCMOS	0.75 V
1.2 V LVCMOS	0.60 V
1.2 V LVCMOS Wide Range	0.60 V

2-20 Revision 17

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-36 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	3.94	0.18	0.85	1.15	0.66	4.02	3.46	1.82	1.87	ns
4 mA	STD	0.97	3.94	0.18	0.85	1.15	0.66	4.02	3.46	1.82	1.87	ns
6 mA	STD	0.97	3.20	0.18	0.85	1.15	0.66	3.27	2.94	2.04	2.27	ns
8 mA	STD	0.97	3.20	0.18	0.85	1.15	0.66	3.27	2.94	2.04	2.27	ns
12 mA	STD	0.97	2.72	0.18	0.85	1.15	0.66	2.78	2.57	2.20	2.53	ns
16 mA	STD	0.97	2.72	0.18	0.85	1.15	0.66	2.78	2.57	2.20	2.53	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-37 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	2.36	0.18	0.85	1.15	0.66	2.41	1.90	1.82	1.98	ns
4 mA	STD	0.97	2.36	0.18	0.85	1.15	0.66	2.41	1.90	1.82	1.98	ns
6 mA	STD	0.97	1.96	0.18	0.85	1.15	0.66	2.01	1.56	2.04	2.38	ns
8 mA	STD	0.97	1.96	0.18	0.85	1.15	0.66	2.01	1.56	2.04	2.38	ns
12 mA	STD	0.97	1.76	0.18	0.85	1.15	0.66	1.80	1.39	2.20	2.64	ns
16 mA	STD	0.97	1.76	0.18	0.85	1.15	0.66	1.80	1.39	2.20	2.64	ns

Notes:

- 1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 2. Software default selection highlighted in gray.

Applies to 1.2 V DC Core Voltage

Table 2-38 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.98	4.56	0.19	0.99	1.37	0.67	4.63	3.98	2.26	2.57	ns
4 mA	STD	0.98	4.56	0.19	0.99	1.37	0.67	4.63	3.98	2.26	2.57	ns
6 mA	STD	0.98	3.80	0.19	0.99	1.37	0.67	3.96	3.45	2.49	2.98	ns
8 mA	STD	0.98	3.80	0.19	0.99	137	0.67	3.86	3.45	2.49	2.98	ns
12 mA	STD	0.98	3.31	0.19	0.99	1.37	0.67	3.36	3.07	2.65	3.25	ns
16 mA	STD	0.98	3.31	0.19	0.99	1.37	0.67	3.36	3.07	2.65	3.25	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-28 Revision 17



Applies to 1.2 V DC Core Voltage

Table 2-44 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 μΑ	4 mA	STD	0.98	6.68	0.19	1.32	1.92	0.67	6.68	5.74	3.13	3.47	ns
100 μΑ	6 mA	STD	0.98	5.51	0.19	1.32	1.92	0.67	5.51	4.94	3.48	4.11	ns
100 μΑ	8 mA	STD	0.98	5.51	0.19	1.32	1.92	0.67	5.51	4.94	3.48	4.11	ns
100 μΑ	12 mA	STD	0.98	4.75	0.19	1.32	1.92	0.67	4.75	4.36	3.73	4.52	ns
100 μΑ	16 mA	STD	0.98	4.75	0.19	1.32	1.92	0.67	4.75	4.36	3.73	4.52	ns

Notes:

Table 2-45 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_{.I} = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 μΑ	4 mA	STD	0.98	4.16	0.19	1.32	1.92	0.67	4.16	3.32	3.12	3.66	ns
100 μΑ	6 mA	STD	0.98	3.54	0.19	1.32	1.92	0.67	3.54	2.79	3.48	4.31	ns
100 μΑ	8 mA	STD	0.98	3.54	0.19	1.32	1.92	0.67	3.54	2.79	3.48	4.31	ns
100 μΑ	12 mA	STD	0.98	3.21	0.19	1.32	1.92	0.67	3.21	2.52	3.73	4.73	ns
100 μΑ	16 mA	STD	0.98	3.21	0.19	1.32	1.92	0.67	3.21	2.52	3.73	4.73	ns

Notes:

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 3. Software default selection highlighted in gray.

The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

^{2.} For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Timing Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-70 • 1.2 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 μΑ	2 mA	STD	0.98	8.27	0.19	1.57	2.34	0.67	7.94	6.77	3.00	3.11	ns

Notes:

- 1. The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-71 • 1.2 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_{.I} = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 μΑ	2 mA	STD	0.98	3.38	0.19	1.57	2.34	0.67	3.26	2.78	2.99	3.24	ns

Notes:

- The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 3. Software default selection highlighted in gray.

2-40 Revision 17



I/O Register Specifications

Fully Registered I/O Buffers with Asynchronous Preset




Figure 2-12 • Timing Model of Registered I/O Buffers with Asynchronous Preset

1.2 V DC Core Voltage

Table 2-77 • Output Data Register Propagation Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{OCLKQ}	Clock-to-Q of the Output Data Register	1.03	ns
tosup	Data Setup Time for the Output Data Register	0.52	ns
t _{OHD}	Data Hold Time for the Output Data Register	0.00	ns
t _{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	1.22	ns
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	1.31	ns
t _{OREMCLR}	Asynchronous Clear Removal Time for the Output Data Register	0.00	ns
torecclr	Asynchronous Clear Recovery Time for the Output Data Register	0.24	ns
t _{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	0.00	ns
t _{ORECPRE}	Asynchronous Preset Recovery Time for the Output Data Register	0.24	ns
towclr	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	ns
t _{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	ns
t _{OCKMPWH}	Clock Minimum Pulse Width High for the Output Data Register	0.31	ns
t _{OCKMPWL}	Clock Minimum Pulse Width Low for the Output Data Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

2-48 Revision 17

1.2 V DC Core Voltage

Table 2-83 • Register Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{CLKQ}	Clock-to-Q of the Core Register	1.61	ns
t _{SUD}	Data Setup Time for the Core Register	1.17	ns
t _{HD}	Data Hold Time for the Core Register	0.00	ns
t _{SUE}	Enable Setup Time for the Core Register	1.29	ns
t _{HE}	Enable Hold Time for the Core Register	0.00	ns
t _{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.87	ns
t _{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.89	ns
t _{REMCLR}	Asynchronous Clear Removal Time for the Core Register	0.00	ns
t _{RECCLR}	Asynchronous Clear Recovery Time for the Core Register	0.24	ns
t _{REMPRE}	Asynchronous Preset Removal Time for the Core Register	0.00	ns
t _{RECPRE}	Asynchronous Preset Recovery Time for the Core Register	0.24	ns
t _{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.46	ns
t _{WPRE}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.46	ns
t _{CKMPWH}	Clock Minimum Pulse Width High for the Core Register	0.95	ns
t _{CKMPWL}	Clock Minimum Pulse Width Low for the Core Register	0.95	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

2-56 Revision 17






Figure 2-32 • FIFO Reset





Figure 2-33 • FIFO EMPTY Flag and AEMPTY Flag Assertion

2-74 Revision 17



VQ176



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

4-4 Revision 17




VQ176				
AGLP060				
Pin Number	Function			
1	GAA2/IO156RSB3			
2	IO155RSB3			
3	GAB2/IO154RSB3			
4	IO153RSB3			
5	GAC2/IO152RSB3			
6	GND			
7	VCCIB3			
8	IO149RSB3			
9	IO147RSB3			
10	IO145RSB3			
11	IO144RSB3			
12	IO143RSB3			
13	VCC			
14	IO141RSB3			
15	GFC1/IO140RSB3			
16	GFB1/IO138RSB3			
17	GFB0/IO137RSB3			
18	VCOMPLF			
19	GFA1/IO136RSB3			
20	VCCPLF			
21	GFA0/IO135RSB3			
22	GND			
23	VCCIB3			
24	GFA2/IO134RSB3			
25	GFB2/IO133RSB3			
26	GFC2/IO132RSB3			
27	IO131RSB3			
28	IO130RSB3			
29	IO129RSB3			
30	IO127RSB3			
31	IO126RSB3			
32	IO125RSB3			
33	IO123RSB3			
34	IO122RSB3			
35	IO121RSB3			

VQ176				
AGLP060				
Pin Number	Function			
36	IO119RSB3			
37	GND			
38	VCCIB3			
39	GEC1/IO116RSB3			
40	GEB1/IO114RSB3			
41	GEC0/IO115RSB3			
42	GEB0/IO113RSB3			
43	GEA1/IO112RSB3			
44	GEA0/IO111RSB3			
45	GEA2/IO110RSB2			
46	NC			
47	FF/GEB2/IO109R SB2			
48	GEC2/IO108RSB2			
49	IO106RSB2			
50	IO107RSB2			
51	IO104RSB2			
52	IO105RSB2			
53	IO102RSB2			
54	IO103RSB2			
55	GND			
56	VCCIB2			
57	IO101RSB2			
58	IO100RSB2			
59	IO99RSB2			
60	IO98RSB2			
61	IO97RSB2			
62	IO96RSB2			
63	IO95RSB2			
64	IO94RSB2			
65	IO93RSB2			
66	VCC			
67	IO92RSB2			
68	IO91RSB2			
69	IO90RSB2			

VQ176				
Pin Number	AGLP060 Function			
70	IO89RSB2			
71	IO88RSB2			
72	IO87RSB2			
73	IO86RSB2			
74	IO85RSB2			
75	IO84RSB2			
76	GND			
77	VCCIB2			
78	IO83RSB2			
79	IO82RSB2			
80	GDC2/IO80RSB2			
81	IO81RSB2			
82	GDA2/IO78RSB2			
83	GDB2/IO79RSB2			
84	NC			
85	NC			
86	TCK			
87	TDI			
88	TMS			
89	VPUMP			
90	TDO			
91	TRST			
92	VJTAG			
93	GDA1/IO76RSB1			
94	GDC0/IO73RSB1			
95	GDB1/IO74RSB1			
96	GDC1/IO72RSB1			
97	VCCIB1			
98	GND			
99	IO70RSB1			
100	IO69RSB1			
101	IO67RSB1			
102	IO66RSB1			
103	IO65RSB1			
104	IO63RSB1			



CS201



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



CS201				
AGLP060				
Pin Number	Function			
H14	IO64RSB1			
H15	IO62RSB1			
J1	GFA2/IO134RSB3			
J2	GFA0/IO135RSB3			
J3	GFB2/IO133RSB3			
J4	IO131RSB3			
J6	VCCIB3			
J7	GND			
J8	VCC			
J9	GND			
J10	VCCIB1			
J12	IO61RSB1			
J13	IO63RSB1			
J14	IO68RSB1			
J15	IO66RSB1			
K1	IO130RSB3			
K2	GFC2/IO132RSB3			
K3	IO127RSB3			
K4	IO129RSB3			
K6	GND			
K7	VCCIB2			
K8	VCCIB2			
K9	VCCIB2			
K10	VCCIB1			
K12	IO65RSB1			
K13	IO67RSB1			
K14	IO69RSB1			
K15	IO70RSB1			
L1	IO126RSB3			
L2	IO128RSB3			
L3	IO121RSB3			
L4	IO123RSB3			
L12	GDB1/IO74RSB1			
L13	GDC1/IO72RSB1			
LIJ				

CS201				
Pin Number	AGLP060 Function			
L15	GDC0/IO73RSB1			
M1	IO122RSB3			
M2	IO124RSB3			
M3	IO119RSB3			
M4	GND			
M5	IO125RSB3			
M6	IO98RSB2			
M7	IO96RSB2			
M8	IO91RSB2			
M9	IO89RSB2			
M10	IO82RSB2			
M11	GDA2/IO78RSB2			
M12	GND			
M13	GDA1/IO76RSB1			
M14	GDA0/IO77RSB1			
M15	GDB0/IO75RSB1			
N1	IO117RSB3			
N2	IO120RSB3			
N3	GND			
N4	GEB1/IO114RSB3			
N5	IO107RSB2			
N6	IO100RSB2			
N7	IO94RSB2			
N8	IO87RSB2			
N9	IO85RSB2			
N10	GDC2/IO80RSB2			
N11	IO90RSB2			
N12	IO84RSB2			
N13	GND			
N14	TDO			
N15	VJTAG			
P1	GEC0/IO115RSB3			
P2	GEC1/IO116RSB3			
P3	GEA0/IO111RSB3			
P4	GEA1/IO112RSB3			

CS201				
	AGLP060			
Pin Number	Function			
P5	IO106RSB2			
P6	IO105RSB2			
P7	IO103RSB2			
P8	IO99RSB2			
P9	IO93RSB2			
P10	IO92RSB2			
P11	IO95RSB2			
P12	IO86RSB2			
P13	IO83RSB2			
P14	VPUMP			
P15	TRST			
R1	IO118RSB3			
R2	GEB0/IO113RSB3			
R3	GEA2/IO110RSB2			
R4	FF/GEB2/IO109RS B2			
R5	GEC2/IO108RSB2			
R6	IO102RSB2			
R7	IO101RSB2			
R8	IO104RSB2			
R9	IO97RSB2			
R10	IO88RSB2			
R11	IO81RSB2			
R12	GDB2/IO79RSB2			
R13	TMS			
R14	TDI			
R15	TCK			



	CS289		CS289		CS289	
Pin Number	AGLP060 Function	Pin Number	AGLP060 Function	Pin Number	AGLP060 Function	
G13	IO41RSB1	J17	GCA1/IO56RSB1	M4	IO122RSB3	
G14	IO47RSB1	K1	GND	M5	GEB0/IO113RSB3	
G15	IO49RSB1	K2	GFA0/IO135RSB3	M6	GEB1/IO114RSB3	
G16	IO50RSB1	K3	GFB2/IO133RSB3	M7	NC	
G17	GND	K4	IO128RSB3	M8	NC	
H1	VCOMPLF	K5	IO123RSB3	M9	IO90RSB2	
H2	GFB0/IO137RSB3	K6	IO125RSB3	M10	NC	
H3	NC	K7	GND	M11	IO83RSB2	
H4	IO141RSB3	K8	GND	M12	NC	
H5	IO143RSB3	K9	GND	M13	GDA1/IO76RSB1	
H6	GFB1/IO138RSB3	K10	GND	M14	GDA0/IO77RSB1	
H7	GND	K11	GND	M15	IO71RSB1	
H8	GND	K12	IO64RSB1	M16	IO69RSB1	
H9	GND	K13	IO61RSB1	M17	VCCIB1	
H10	GND	K14	IO66RSB1	N1	IO119RSB3	
H11	GND	K15	IO65RSB1	N2	IO120RSB3	
H12	GCC1/IO52RSB1	K16	GND	N3	GEC0/IO115RSB3	
H13	IO51RSB1	K17	GCC2/IO60RSB1	N4	GEA0/IO111RSB3	
H14	GCA0/IO57RSB1	L1	GFA2/IO134RSB3	N5	GND	
H15	VCCIB1	L2	GFC2/IO132RSB3	N6	NC	
H16	GCA2/IO58RSB1	L3	IO127RSB3	N7	IO104RSB2	
H17	GCC0/IO53RSB1	L4	GND	N8	IO98RSB2	
J1	VCCPLF	L5	IO121RSB3	N9	IO96RSB2	
J2	GFA1/IO136RSB3	L6	GEC1/IO116RSB3	N10	VCCIB2	
J3	VCCIB3	L7	GND	N11	NC	
J4	IO131RSB3	L8	GND	N12	NC	
J5	IO130RSB3	L9	VCC	N13	GDB2/IO79RSB2	
J6	IO129RSB3	L10	GND	N14	NC	
J7	VCC	L11	GND	N15	GND	
J8	GND	L12	GDC1/IO72RSB1	N16	GDB0/IO75RSB1	
J9	GND	L13	GDB1/IO74RSB1	N17	GDC0/IO73RSB1	
J10	GND	L14	VCCIB1	P1	IO118RSB3	
J11	VCC	L15	IO70RSB1	P2	IO117RSB3	
J12	GCB2/IO59RSB1	L16	IO68RSB1	P3	GND	
J13	GCB1/IO54RSB1	L17	IO67RSB1	P4	NC	
J14	IO62RSB1	M1	IO126RSB3	P5	NC	
J15	IO63RSB1	M2	VCCIB3	P6	IO106RSB2	
J16	GCB0/IO55RSB1	M3	IO124RSB3	P7	IO99RSB2	



CS289				
Pin Number AGLP125 Function				
P8	GND			
P9	IO132RSB2			
P10	IO125RSB2			
P11	IO126RSB2			
P12	IO112RSB2			
P13	VCCIB2			
P14	IO108RSB2			
P15	GDA2/IO105RSB2			
P16	GDC2/IO107RSB2			
P17	VJTAG			
R1	GND			
R2	GEA2/IO164RSB2			
R3	IO158RSB2			
R4	IO155RSB2			
R5	IO150RSB2			
R6	VCCIB2			
R7	IO145RSB2			
R8	IO141RSB2			
R9	IO134RSB2			
R10	IO130RSB2			
R11	GND			
R12	IO118RSB2			
R13	IO116RSB2			
R14	IO114RSB2			
R15	IO110RSB2			
R16	TMS			
R17	TRST			
T1	GEA1/IO166RSB3			
T2	GEC2/IO162RSB2			
Т3	IO153RSB2			
T4	GND			
T5	IO147RSB2			
T6	IO143RSB2			
T7	IO140RSB2			
Т8	IO139RSB2			
Т9	VCCIB2			
T10	IO131RSB2			
T11	IO127RSB2			

CS289				
Pin Number	AGLP125 Function			
T12	IO124RSB2			
T13	IO122RSB2			
T14	GND			
T15	IO115RSB2			
T16	TDI			
T17	TDO			
U1	FF/GEB2/IO163RS B2			
U2	GND			
U3	IO151RSB2			
U4	IO149RSB2			
U5	IO146RSB2			
U6	IO142RSB2			
U7	GND			
U8	IO138RSB2			
U9	IO136RSB2			
U10	IO133RSB2			
U11	IO129RSB2			
U12	GND			
U13	IO123RSB2			
U14	IO120RSB2			
U15	IO117RSB2			
U16	TCK			
U17	VPUMP			



Revision	Changes	Page
Revision 11 (continued)	Table 2-2 • Recommended Operating Conditions ^{1,2} was revised. 1.2 V DC wide range supply voltage and 3.3 V wide range supply voltage (SAR 26270) were added for VCCI. VJTAG DC Voltage was revised (SAR 24052). The value range for VPUMP programming voltage for operation was changed from "0 to 3.45" to "0 to 3.6" (SAR 25220).	2-2
	Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays (normalized to TJ = 70°C, VCC = 1.425 V) and Table 2-7 • Temperature and Voltage Derating Factors for Timing Delays (normalized to TJ = 70°C, VCC = 1.14 V) were revised.	2-6, 2-6
	Table 2-8 • Power Supply State per Mode is new.	2-7
	The tables in the "Quiescent Supply Current" section were updated (SARs 24882 and 24112). Some of the table notes were changed or deleted.	2-7
	VIH maximum values in tables were updated as needed to 3.6 V (SARs 20990, 79370).	N/A
	The values in the following tables were updated. 3.3 V LVCMOS and 1.2 V LVCMOS wide range were added to the tables where applicable.	
	Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings	2-9
	Table 2-14 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings ¹	2-9
	Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings	2-19 2-20
	Table 2-22 • Summary of Maximum and Minimum DC Input Levels	2-20
	Table 2-23 • Summary of AC Measuring Points Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings, STD Speed Grade, Commercial-Case Conditions: $T_J = 70^{\circ}\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V	2-22
	Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings, STD Speed Grade Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V	2-23
	Table 2-28 • I/O Output Buffer Maximum Resistances ¹	2-24
	A table note was added to Table 2-16 • Different Components Contributing to the	2-10,
	Static Power Consumption in IGLOO PLUS Devices and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices stating the value for PDC4 is the minimum contribution of the PLL when operating at lowest frequency.	2-11
	Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances was revised, including addition of 3.3 V and 1.2 V LVCMOS wide range.	2-25
	The notes defining $R_{\text{WEAK PULL-UP-MAX}}$ and $R_{\text{WEAK PULLDOWN-MAX}}$ were revised (SAR 21348).	
	Table 2-30 • I/O Short Currents IOSH/IOSL was revised to include data for 3.3 V and 1.2 V LVCMOS wide range (SAR 79353 and SAR 79366).	2-25
	Table 2-31 • Duration of Short Circuit Event before Failure was revised to change the maximum temperature from 110°C to 100°C, with an example of six months instead of three months (SAR 26259).	2-26

5-4 Revision 17