

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	792
Total RAM Bits	-
Number of I/O	120
Number of Gates	30000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	289-TFBGA, CSBGA
Supplier Device Package	289-CSP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/aglp030v2-csg289

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 🌜 Microsemi.

IGLOO PLUS Low Power Flash FPGAs

## I/Os Per Package<sup>1</sup>

IGLOO PLUS Devices	AGLP030	AGLP060	AGLP125
Package		Single-Ended I/Os	
CS201	120	157	_
CS281	-	-	212
CS289	120	157	212
VQ128	101	-	_
VQ176	-	137	_

Note: When the Flash\*Freeze pin is used to directly enable Flash\*Freeze mode and not used as a regular I/O, the number of singleended user I/Os available is reduced by one.

#### Table 2 • IGLOO PLUS FPGAs Package Size Dimensions

Package	CS201	CS281	CS289	VQ128	VQ176	
Length × Width (mm/mm)	8 × 8	10 × 10	14 × 14	14 × 14	20 × 20	
Nominal Area (mm2)	64	100	196	196	400	
Pitch (mm)	0.5	0.5	0.8	0.4	0.4	
Height (mm)	0.89	1.05	1.20	1.0	1.0	

## **IGLOO PLUS Device Status**

IGLOO PLUS Device	Status
AGLP030	Production
AGLP060	Production
AGLP125	Production



IGLOO PLUS Device Family Overview

#### Security

Nonvolatile, flash-based IGLOO PLUS devices do not require a boot PROM, so there is no vulnerable external bitstream that can be easily copied. IGLOO PLUS devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile flash programming can offer.

IGLOO PLUS devices (except AGLP030) utilize a 128-bit flash-based lock and a separate AES key to provide the highest level of security in the FPGA industry for programmed intellectual property and configuration data. In addition, all FlashROM data in IGLOO PLUS devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. AES was adopted by the National Institute of Standards and Technology (NIST) in 2000 and replaces the 1977 DES standard. IGLOO PLUS devices have a built-in AES decryption engine and a flash-based AES key that make them the most comprehensive programmable logic device security solution available today. IGLOO PLUS devices with AES-based security provide a high level of protection for secure, remote field updates over public networks such as the Internet, and ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves.

Security, built into the FPGA fabric, is an inherent component of the IGLOO PLUS family. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. The IGLOO PLUS family, with FlashLock and AES security, is unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected with industry-standard security, making remote ISP possible. An IGLOO PLUS device provides the best available security for programmable logic designs.

#### Single Chip

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based IGLOO PLUS FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

The IGLOO PLUS devices can be operated with a 1.2 V or 1.5 V single-voltage supply for core and I/Os, eliminating the need for additional supplies while minimizing total power consumption.

#### Instant On

Flash-based IGLOO PLUS devices support Level 0 of the Instant On classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The Instant On feature of flash-based IGLOO PLUS devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs. In addition, glitches and brownouts in system power will not corrupt the IGLOO PLUS device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based IGLOO PLUS devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.

IGLOO PLUS flash FPGAs allow the user to quickly enter and exit Flash\*Freeze mode. This is done almost instantly (within 1 µs), and the device retains configuration and data in registers and RAM. Unlike SRAM-based FPGAs, the device does not need to reload configuration and design state from external memory components; instead, it retains all necessary information to resume operation immediately.

#### Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike SRAMbased FPGAs, flash-based IGLOO PLUS devices allow all functionality to be Instant On; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property cannot be compromised or copied. Secure ISP can be performed using the industrystandard AES algorithm. Each I/O module contains several input, output, and output enable registers.

Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card in a powered-up system.

Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed when the system is powered up, while the component itself is powered down, or when power supplies are floating.

#### Wide Range I/O Support

IGLOO PLUS devices support JEDEC-defined wide range I/O operation. IGLOO PLUS devices support both the JESD8-B specification, covering 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

#### Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User's Guide* for more information.

- Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.
  - 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
  - 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
  - 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
  - 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-4 on page 1-8).
  - Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
    - 1 I/O is set to drive out logic High
    - 0 I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming Z -Tri-State: I/O is tristated



# 2 – IGLOO PLUS DC and Switching Characteristics

### **General Specifications**

#### **Operating Conditions**

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Table 2-1 • A	bsolute Maximum	Ratings
---------------	-----------------	---------

Symbol	Parameter	Limits	Units					
VCC	DC core supply voltage	-0.3 to 1.65	V					
VJTAG	JTAG DC voltage	-0.3 to 3.75	V					
VPUMP	Programming voltage	-0.3 to 3.75						
VCCPLL	Analog power supply (PLL)	-0.3 to 1.65	V					
VCCI	DC I/O buffer supply voltage	-0.3 to 3.75	V					
VI <sup>1</sup>	I/O input voltage	–0.3 V to 3.6 V	V					
T <sub>STG</sub> <sup>2</sup>	Storage temperature	-65 to +150	°C					
T <sub>J</sub> <sup>2</sup>	Junction temperature	+125	°C					

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.

2. For flash programming and retention maximum limits, refer to Table 2-3 on page 2-3, and for recommended operating limits, refer to Table 2-2 on page 2-2.

## **Microsemi**.

IGLOO PLUS DC and Switching Characteristics

Symbol	Pa	rameter	Commercial	Industrial	Units		
TJ	Junction temperature <sup>2</sup>		0 to + 85	-40 to +100	°C		
VCC <sup>3</sup>	1.5 V DC core supply voltage	4	1.425 to 1.575	1.425 to 1.575	V		
	1.2 V–1.5 V wide range core	voltage <sup>5,6</sup>	1.14 to 1.575	1.14 to 1.575	V		
VJTAG	JTAG DC voltage		1.4 to 3.6 1.4 to 3.6				
VPUMP <sup>7</sup>	Programming voltage	Programming mode	3.15 to 3.45	3.15 to 3.45	V		
		Operation	0 to 3.6	0 to 3.6	V		
VCCPLL <sup>8</sup>	Analog power supply (PLL)	1.5 V DC core supply voltage <sup>4</sup>	1.425 to 1.575	1.425 to 1.575	V		
		1.2  V-1.5  V wide range core voltage <sup>5</sup>	1.14 to 1.575	1.14 to 1.575	V		
VCCI	1.2 V DC supply voltage <sup>5</sup>		1.14 to 1.26	1.14 to 1.26	V		
	1.2 V DC wide range supply	voltage <sup>5</sup>	1.14 to 1.575	1.14 to 1.575	V		
	1.5 V DC supply voltage		1.425 to 1.575	1.425 to 1.575	V		
	1.8 V DC supply voltage		1.7 to 1.9	1.7 to 1.9	V		
	2.5 V DC supply voltage		2.3 to 2.7	2.3 to 2.7	V		
	3.3 V wide range DC supply	voltage <sup>9</sup>	2.7 to 3.6	2.7 to 3.6	V		
	3.3 V DC supply voltage		3.0 to 3.6	3.0 to 3.6	V		

#### Table 2-2 • Recommended Operating Conditions<sup>1,2</sup>

Notes:

- 1. All parameters representing voltages are measured with respect to GND unless otherwise specified.
- 2. To ensure targeted reliability standards are met across ambient and junction operating temperatures, Microsemi recommends that the user follow best design practices using Microsemi's timing and power simulation tools.
- 3. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 2-21 on page 2-19. VCCI should be at the same voltage within a given I/O bank.
- 4. For IGLOO<sup>®</sup> PLUS V5 devices
- 5. For IGLOO PLUS V2 devices only, operating at VCCI  $\geq$  VCC.
- 6. All IGLOO PLUS devices (V5 and V2) must be programmed with the VCC core voltage at 1.5 V. Applications using V2 devices powered by a 1.2 V supply must switch the core supply to 1.5 V for in-system programming.
- 7. VPUMP can be left floating during operation (not programming mode).
- 8. VCCPLL pins should be tied to VCC pins. See the Pin Descriptions chapter of the IGLOO PLUS FPGA Fabric User's Guide for further information.
- 9. 3.3 V wide range is compliant to the JDEC8b specification and supports 3.0 V VCCI operation.
- 10. VMV pins must be connected to the corresponding VCCI pins. See the "Pin Descriptions" chapter of the IGLOO FPGA Fabric User's Guide for further information.
- 11. Software Default Junction Temperature Range in the Libero SoC software is set to 0°C to +70°C for commercial, and -40°C to +85°C for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information regarding custom settings, refer to the New Project Dialog Box in the Libero SoC Online Help.

Parameter	Parameter Definition
t <sub>DP</sub>	Data to Pad delay through the Output Buffer
t <sub>PY</sub>	Pad to Data delay through the Input Buffer
t <sub>DOUT</sub>	Data to Output Buffer delay through the I/O interface
t <sub>EOUT</sub>	Enable to Output Buffer Tristate Control delay through the I/O interface
t <sub>DIN</sub>	Input Buffer to Data delay through the I/O interface
t <sub>HZ</sub>	Enable to Pad delay through the Output Buffer—High to Z
t <sub>ZH</sub>	Enable to Pad delay through the Output Buffer—Z to High
t <sub>LZ</sub>	Enable to Pad delay through the Output Buffer—Low to Z
t <sub>ZL</sub>	Enable to Pad delay through the Output Buffer—Z to Low
t <sub>ZHS</sub>	Enable to Pad delay through the Output Buffer with delayed enable—Z to High
t <sub>ZLS</sub>	Enable to Pad delay through the Output Buffer with delayed enable—Z to Low

#### Table 2-24 • I/O AC Parameter Definitions



IGLOO PLUS DC and Switching Characteristics

## Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings, STD Speed Grade,Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

	•															
I/O Standard	Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Slew Rate	Capacitive Load (pF)	External Resistor ( $\Omega$ )	toour	top	t <sub>DIN</sub>	tpy	tpys	teour	t <sub>zL</sub>	тzн	t <sub>LZ</sub>	tHz	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA		High	5 pF	Ι	0.97	1.76	0.18	0.85	1.15	0.66	1.80	1.39	2.20	2.64	ns
3.3 V LVCMOS Wide Range <sup>2</sup>	100 µA	12 mA	High	5 pF	-	0.97	2.47	0.18	1.18	1.64	0.66	2.48	1.91	3.16	3.76	ns
2.5 V LVCMOS	12 mA	12 mA	High	5 pF	-	0.97	1.77	0.18	1.06	1.22	0.66	1.81	1.51	2.22	2.56	ns
1.8 V LVCMOS	8 mA	8 mA	High	5 pF	-	0.97	2.00	0.18	1.00	1.43	0.66	2.04	1.76	2.29	2.55	ns
1.5 V LVCMOS	4 mA	4 mA	High	5 pF	-	0.97	2.29	0.18	1.16	1.62	0.66	2.33	2.00	2.37	2.57	ns

Notes:

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.

2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### static Microsemi.

IGLOO PLUS DC and Switching Characteristics

#### Timing Characteristics

#### Applies to 1.5 V DC Core Voltage

#### Table 2-42 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
100 µA	4 mA	STD	0.97	5.85	0.18	1.18	1.64	0.66	5.86	5.05	2.57	2.57	ns
100 µA	6 mA	STD	0.97	4.70	0.18	1.18	1.64	0.66	4.72	4.27	2.92	3.19	ns
100 µA	8 mA	STD	0.97	4.70	0.18	1.18	1.64	0.66	4.72	4.27	2.92	3.19	ns
100 µA	12 mA	STD	0.97	3.96	0.18	1.18	1.64	0.66	3.98	3.70	3.16	3.59	ns
100 µA	16 mA	STD	0.97	3.96	0.18	1.18	1.64	0.66	3.98	3.70	3.16	3.59	ns

Notes:

 The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

#### Table 2-43 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
100 µA	4 mA	STD	0.97	3.39	0.18	1.18	1.64	0.66	3.41	2.69	2.57	2.73	ns
100 µA	6 mA	STD	0.97	2.79	0.18	1.18	1.64	0.66	2.80	2.17	2.92	3.36	ns
100 µA	8 mA	STD	0.97	2.79	0.18	1.18	1.64	0.66	2.80	2.17	2.92	3.36	ns
100 µA	12 mA	STD	0.97	2.47	0.18	1.18	1.64	0.66	2.48	1.91	3.16	3.76	ns
100 µA	16 mA	STD	0.97	2.47	0.18	1.18	1.64	0.66	2.48	1.91	3.16	3.76	ns

Notes:

 The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

3. Software default selection highlighted in gray.

#### 1.2 V LVCMOS Wide Range

1.2 V LVCMOS Wide Range <sup>1</sup>			VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL <sup>3</sup>	IIH <sup>4</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>2</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>5</sup>	Max mA <sup>5</sup>	μA <sup>6</sup>	μA <sup>6</sup>
100 µA	2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	20	26	10	10

#### Table 2-68 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Applicable to V2 devices only.

2. The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

3. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

5. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

6. Currents are measured at 85°C junction temperature.

7. Software default selection highlighted in gray.

#### Table 2-69 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.2	0.6	5

Note: \*Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

## static Microsemi.

IGLOO PLUS DC and Switching Characteristics




Figure 2-18 • Timing Model and Waveforms



IGLOO PLUS DC and Switching Characteristics

#### *Timing Characteristics* 1.5 V DC Core Voltage

#### Table 2-92 • RAM4K9

#### Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	0.69	ns
t <sub>AH</sub>	Address hold time	0.13	ns
t <sub>ENS</sub>	REN, WEN setup time	0.68	ns
t <sub>ENH</sub>	REN, WEN hold time	0.13	ns
t <sub>BKS</sub>	BLK setup time	1.37	ns
t <sub>BKH</sub>	BLK hold time	0.13	ns
t <sub>DS</sub>	Input data (DIN) setup time	0.59	ns
t <sub>DH</sub>	Input data (DIN) hold time	0.30	ns
t <sub>CKQ1</sub>	Clock High to new data valid on DOUT (output retained, WMODE = 0)	2.94	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	2.55	ns
t <sub>CKQ2</sub>	Clock High to new data valid on DOUT (pipelined)	1.51	ns
t <sub>C2CWWL</sub> 1	Address collision clk-to-clk delay for reliable write after write on same address – applicable to closing edge	0.29	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.24	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.40	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on DOUT (flow-through)	1.72	ns
	RESET Low to data out Low on DOUT (pipelined)	1.72	ns
t <sub>REMRSTB</sub>	RESET removal	0.51	ns
t <sub>RECRSTB</sub>	RESET recovery	2.68	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	0.68	ns
t <sub>CYC</sub>	Clock cycle time	6.24	ns
F <sub>MAX</sub>	Maximum frequency	160	MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

#### Table 2-93 • RAM512X18

Commercial-Case Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	0.69	ns
t <sub>AH</sub>	Address hold time	0.13	ns
t <sub>ENS</sub>	REN, WEN setup time	0.61	ns
t <sub>ENH</sub>	REN, WEN hold time	0.07	ns
t <sub>DS</sub>	Input data (WD) setup time	0.59	ns
t <sub>DH</sub>	Input data (WD) hold time	0.30	ns
t <sub>CKQ1</sub>	Clock High to new data valid on RD (output retained)	3.51	ns
t <sub>CKQ2</sub>	Clock High to new data valid on RD (pipelined)	1.43	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.21	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.25	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on RD (flow-through)	1.72	ns
	RESET Low to data out Low on RD (pipelined)	1.72	ns
t <sub>REMRSTB</sub>	RESET removal	0.51	ns
t <sub>RECRSTB</sub>	RESET recovery	2.68	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	0.68	ns
t <sub>CYC</sub>	Clock cycle time	6.24	ns
F <sub>MAX</sub>	Maximum frequency	160	MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

IGLOO PLUS DC and Switching Characteristics









Figure 2-32 • FIFO Reset
















IGLOO PLUS DC and Switching Characteristics

#### *Timing Characteristics* 1.5 V DC Core Voltage

Table 2-96 • FIFO

#### Worst Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>ENS</sub>	REN, WEN Setup Time	1.66	ns
t <sub>ENH</sub>	REN, WEN Hold Time	0.13	ns
t <sub>BKS</sub>	BLK Setup Time	0.30	ns
t <sub>BKH</sub>	BLK Hold Time	0.00	ns
t <sub>DS</sub>	Input Data (WD) Setup Time	0.63	ns
t <sub>DH</sub>	Input Data (WD) Hold Time	0.20	ns
t <sub>CKQ1</sub>	Clock High to New Data Valid on RD (flow-through)	2.77	ns
t <sub>CKQ2</sub>	Clock High to New Data Valid on RD (pipelined)	1.50	ns
t <sub>RCKEF</sub>	RCLK High to Empty Flag Valid	2.94	ns
t <sub>WCKFF</sub>	WCLK High to Full Flag Valid	2.79	ns
t <sub>CKAF</sub>	Clock High to Almost Empty/Full Flag Valid	10.71	ns
t <sub>RSTFG</sub>	RESET Low to Empty/Full Flag Valid	2.90	ns
t <sub>RSTAF</sub>	RESET Low to Almost Empty/Full Flag Valid	10.60	ns
t <sub>RSTBQ</sub>	RESET Low to Data Out Low on RD (flow-through)	1.68	ns
	RESET Low to Data Out Low on RD (pipelined)	1.68	ns
t <sub>REMRSTB</sub>	RESET Removal	0.51	ns
t <sub>RECRSTB</sub>	RESET Recovery	2.68	ns
t <sub>MPWRSTB</sub>	RESET Minimum Pulse Width	0.68	ns
t <sub>CYC</sub>	Clock Cycle Time	6.24	ns
F <sub>MAX</sub>	Maximum Frequency for FIFO	160	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## **JTAG 1532 Characteristics**

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the "User I/O Characteristics" section on page 2-15 for more details.

#### **Timing Characteristics**

1.5 V DC Core Voltage

#### Table 2-100 • JTAG 1532

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>DISU</sub>	Test Data Input Setup Time	1.00	ns
t <sub>DIHD</sub>	Test Data Input Hold Time	2.00	ns
t <sub>TMSSU</sub>	Test Mode Select Setup Time	1.00	ns
t <sub>TMDHD</sub>	Test Mode Select Hold Time	2.00	ns
t <sub>TCK2Q</sub>	Clock to Q (data out)	8.00	ns
t <sub>RSTB2Q</sub>	Reset to Q (data out)	25.00	ns
F <sub>TCKMAX</sub>	TCK Maximum Frequency	15	MHz
t <sub>TRSTREM</sub>	ResetB Removal Time	0.58	ns
t <sub>TRSTREC</sub>	ResetB Recovery Time	0.00	ns
t <sub>TRSTMPW</sub>	ResetB Minimum Pulse	TBD	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

#### 1.2 V DC Core Voltage

#### Table 2-101 • JTAG 1532


#### Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>DISU</sub>	Test Data Input Setup Time	1.50	ns
t <sub>DIHD</sub>	Test Data Input Hold Time	3.00	ns
t <sub>TMSSU</sub>	Test Mode Select Setup Time	1.50	ns
t <sub>TMDHD</sub>	Test Mode Select Hold Time	3.00	ns
t <sub>TCK2Q</sub>	Clock to Q (data out)	11.00	ns
t <sub>RSTB2Q</sub>	Reset to Q (data out)	30.00	ns
F <sub>TCKMAX</sub>	TCK Maximum Frequency	9.00	MHz
t <sub>TRSTREM</sub>	ResetB Removal Time	1.18	ns
t <sub>TRSTREC</sub>	ResetB Recovery Time	0.00	ns
t <sub>TRSTMPW</sub>	ResetB Minimum Pulse	TBD	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



## VQ176



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

	CS281		CS281		CS281		
Pin Number	AGLP125 Function	Pin Number	AGLP125 Function	Pin Number	AGLP125 Function		
A1	GND	B18	VCCIB1	E13	IO48RSB0		
A2	GAB0/IO02RSB0	B19	IO64RSB1	E14	GBB1/IO60RSB0		
A3	GAC1/IO05RSB0	C1	GAB2/IO209RSB3	E15	IO53RSB0		
A4	IO09RSB0	C2	IO210RSB3	E16	IO69RSB1		
A5	IO13RSB0	C6	IO12RSB0	E18	IO68RSB1		
A6	IO15RSB0	C14	IO47RSB0	E19	IO71RSB1		
A7	IO18RSB0	C18	IO54RSB0	F1	IO198RSB3		
A8	IO23RSB0	C19	GBB2/IO65RSB1	F2	GND		
A9	IO25RSB0	D1	IO206RSB3	F3	IO201RSB3		
A10	VCCIB0	D2	IO208RSB3	F4	IO204RSB3		
A11	IO33RSB0	D4	GAA0/IO00RSB0	F5	IO16RSB0		
A12	IO41RSB0	D5	GAA1/IO01RSB0	F15	IO50RSB0		
A13	IO43RSB0	D6	IO10RSB0	F16	IO74RSB1		
A14	IO46RSB0	D7	IO17RSB0	F17	IO72RSB1		
A15	IO55RSB0	D8	IO24RSB0	F18	GND		
A16	IO56RSB0	D9	IO27RSB0	F19	IO73RSB1		
A17	GBC1/IO58RSB0	D10	GND	G1	IO195RSB3		
A18	GBA0/IO61RSB0	D11	IO31RSB0	G2	IO200RSB3		
A19	GND	D12	IO40RSB0	G4	IO202RSB3		
B1	GAA2/IO211RSB3	D13	IO49RSB0	G5	IO08RSB0		
B2	VCCIB0	D14	IO45RSB0	G7	GAC2/IO207RSB3		
B3	GAB1/IO03RSB0	D15	GBB0/IO59RSB0	G8	VCCIB0		
B4	GAC0/IO04RSB0	D16	GBA2/IO63RSB1	G9	IO26RSB0		
B5	IO11RSB0	D18	GBC2/IO67RSB1	G10	IO35RSB0		
B6	GND	D19	IO66RSB1	G11	IO44RSB0		
B7	IO21RSB0	E1	IO203RSB3	G12	VCCIB0		
B8	IO22RSB0	E2	IO205RSB3	G13	IO51RSB0		
B9	IO28RSB0	E4	IO07RSB0	G15	IO70RSB1		
B10	IO32RSB0	E5	IO06RSB0	G16	IO75RSB1		
B11	IO36RSB0	E6	IO14RSB0	G18	GCC0/IO80RSB1		
B12	IO39RSB0	E7	IO20RSB0	G19	GCB1/IO81RSB1		
B13	IO42RSB0	E8	IO29RSB0	H1	GFB0/IO191RSB3		
B14	GND	E9	IO34RSB0	H2	IO196RSB3		
B15	IO52RSB0	E10	IO30RSB0	H4	GFC1/IO194RSB3		
B16	GBC0/IO57RSB0	E11	IO37RSB0	H5	GFB1/IO192RSB3		
B17	GBA1/IO62RSB0	E12	IO38RSB0	H7	VCCIB3		

Revision	Changes	Page
Revision 11 (continued)	The tables in the "Single-Ended I/O Characteristics" section were updated. Notes clarifying IIL and IIH were added.	2-27
	Tables for 3.3 V LVCMOS and 1.2 V LVCMOS wide range were added (SAR 79370, SAR 79353, and SAR 79366).	
	Notes in the wide range tables state that the minimum drive strength for any LVCMOS 3.3 V (or LVCMOS 1.2 V) software configuration when run in wide range is $\pm 100 \ \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 25700).	
	The following sentence was deleted from the "2.5 V LVCMOS" section: It uses a 5 V–tolerant input buffer and push-pull output buffer (SAR 24916).	2-32
	The tables in the "Input Register" section, "Output Register" section, and "Output Enable Register" section were updated. The tables in the "VersaTile Characteristics" section were updated.	2-45 through 2-56
	The following tables were updated in the "Global Tree Timing Characteristics" section:	2-58
	Table 2-85 • AGLP060 Global Resource (1.5 V)	
	Table 2-86 • AGLP125 Global Resource (1.5 V)	
	Table 2-88 • AGLP060 Global Resource (1.2 V)	
	Table 2-90 • IGLOO PLUS CCC/PLL Specification and Table 2-91 • IGLOO PLUS CCC/PLL Specification were revised (SAR 79388). VCO output jitter and maximum peak-to-peak jitter data were changed. Three notes were added to the table in connection with these changes.	2-61
	Figure 2-28 • Write Access after Write onto Same Address and Figure 2-29 • Write Access after Read onto Same Address were deleted.	N/A
	The tables in the "SRAM", "FIFO" and "Embedded FlashROM Characteristics" sections were updated.	2-68, 2-78

Revision	Changes	Page
Revision 3 (continued)	The table note for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Flash*Freeze Mode* to remove the sentence stating that values do not include I/O static contribution.	2-7
	The table note for Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Sleep Mode* was updated to remove VJTAG and VCCI and the statement that values do not include I/O static contribution.	2-7
	The table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Shutdown Mode was updated to remove the statement that values do not include I/O static contribution.	2-7
	Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO PLUS Flash*Freeze Mode 1 was updated to include VCCPLL. Table note 4 was deleted.	2-8
	Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings and Table 2-14 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings <sup>1</sup> were updated to remove static power. The table notes were updated to reflect that power was measured on VCC <sub>1</sub> . Table note 2 was added to Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings.	2-9, 2-9
	Table 2-16 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices were updated to change the definition for $P_{DC5}$ from bank static power to bank quiescent power. Table subtitles were added for Table 2-16 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices, Table 2-17 • Different Components Contributing to Dynamic Power Consumption in IGLOO PLUS Devices, and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices.	2-10, 2-11
	The "Total Static Power Consumption—P <sub>STAT</sub> " section was revised.	2-12
	Table 2-32 • Schmitt Trigger Input Hysteresis is new.	2-26
Packaging v1.3	The "CS281" package drawing is new.	4-13
	The "CS281" table for the AGLP125 device is new.	4-13
Revision 3 (continued)	The "CS289" package drawing was incorrect. The graphic was showing the CS281 mechanical drawing and not the CS289 mechanical drawing. This has now been corrected.	4-17
<b>Revision 2 (Jun 2008)</b> Packaging v1.2	The "CS289" table for the AGLP030 device is new.	4-17
Revision 1 (Jun 2008)	The "CS289" table for the AGLP060 device is new.	4-20
Packaging v1.1	The "CS289" table for the AGLP125 device is new.	4-23