

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 792 |
| Total RAM Bits | - |
| Number of I/O | 120 |
| Number of Gates | 30000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 289-TFBGA, CSBGA |
| Supplier Device Package | 289-CSP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/aglp030v5-cs289i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IGLOO PLUS Ordering Information



2. "G" indicates RoHS-compliant packages.

Table of Contents

| IGLOO PLUS Device Family Overview | |
|---|--|
| IGLOO PLUS DC and Switching Characteristics 2 General Specifications 2 Calculating Power Dissipation 2 User I/O Characteristics 2 Versa Tile Characteristics 2 Global Resource Characteristics 2 Clock Conditioning Circuits 2 Embedded SRAM and FIFO Characteristics 2 Embedded FlashROM Characteristics 2 JTAG 1532 Characteristics 2 | 2-1 2-7 -16 -52 -58 -62 -65 -79 |
| Pin Descriptions and Packaging 3 Supply Pins 3 User Pins 3 JTAG Pins 3 Special Function Pins 3 Packaging 3 Related Documents 3 | 3-1 3-2 3-4 3-5 3-5 |
| Package Pin Assignments 4 VQ128 4 VQ176 6 CS201 6 CS281 6 CS289 4 | 4-1 4-4 4-7 -12 |
| Datasheet Information 5 List of Changes 5 Datasheet Categories 5 Safety Critical, Life Support, and High-Reliability Applications Policy 6 | 5-1 5-8 |



1 – IGLOO PLUS Device Family Overview

General Description

The IGLOO PLUS family of flash FPGAs, based on a 130 nm flash process, offers the lowest power FPGA, a single-chip solution, small-footprint packages, reprogrammability, and an abundance of advanced features.

The Flash*Freeze technology used in IGLOO PLUS devices enables entering and exiting an ultra-low power mode that consumes as little as 5 μ W while retaining the design information, SRAM content, registers, and I/O states. Flash*Freeze technology simplifies power management through I/O and clock management with rapid recovery to operation mode.

The Low Power Active capability (static idle) allows for ultra-low power consumption while the IGLOO PLUS device is completely functional in the system. This allows the IGLOO PLUS device to control system power management based on external inputs (e.g., scanning for keyboard stimulus) while consuming minimal power.

Nonvolatile flash technology gives IGLOO PLUS devices the advantage of being a secure, low power, single-chip solution that is Instant On. IGLOO PLUS is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost.

These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

IGLOO PLUS devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as well as clock conditioning circuitry based on an integrated phase-locked loop (PLL). IGLOO PLUS devices have up to 125 k system gates, supported with up to 36 kbits of true dual-port SRAM and up to 212 user I/Os. The AGLP030 devices have no PLL or RAM support.

Flash*Freeze Technology

The IGLOO PLUS device offers unique Flash*Freeze technology, allowing the device to enter and exit ultra-low power Flash*Freeze mode. IGLOO PLUS devices do not need additional components to turn off I/Os or clocks while retaining the design information, SRAM content, registers, and I/O states. Flash*Freeze technology is combined with in-system programmability, which enables users to quickly and easily upgrade and update their designs in the final stages of manufacturing or in the field. The ability of IGLOO PLUS V2 devices to support a wide range of core and I/O voltages (1.2 V to 1.5 V) allows further reduction in power consumption, thus achieving the lowest total system power.

During Flash*Freeze mode, each I/O can be set to the following configurations: hold previous state, tristate, or set as HIGH or LOW.

The availability of low power modes, combined with reprogrammability, a single-chip and single-voltage solution, and availability of small-footprint, high-pin-count packages, make IGLOO PLUS devices the best fit for portable electronics.

Flash Advantages

Low Power

IGLOO PLUS devices exhibit power characteristics similar to those of an ASIC, making them an ideal choice for power-sensitive applications. IGLOO PLUS devices have only a very limited power-on current surge and no high-current transition period, both of which occur on many FPGAs.

IGLOO PLUS devices also have low dynamic power consumption to further maximize power savings; power is even further reduced by the use of a 1.2 V core voltage.

Low dynamic power consumption, combined with low static power consumption and Flash*Freeze technology, gives the IGLOO PLUS device the lowest total system power offered by any FPGA.



IGLOO PLUS DC and Switching Characteristics

- Bit 0 (LSB) = 100%
- Bit 1 = 50%
- Bit 2 = 25%
- ...
- Bit 7 (MSB) = 0.78125%
- Average toggle rate = (100% + 50% + 25% + 12.5% + . . . + 0.78125%) / 8

Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

| Component | Definition | Guideline |
|----------------|----------------------------------|-----------|
| α_1 | Toggle rate of VersaTile outputs | 10% |
| α ₂ | I/O buffer toggle rate | 10% |

Table 2-20 • Enable Rate Guidelines Recommended for Power Calculation

| Component | Definition | Guideline |
|----------------|--------------------------------------|-----------|
| β ₁ | I/O output buffer enable rate | 100% |
| β ₂ | RAM enable rate for read operations | 12.5% |
| β ₃ | RAM enable rate for write operations | 12.5% |

User I/O Characteristics

Timing Model



Figure 2-3 • Timing Model

Operating Conditions: STD Speed, Commercial Temperature Range (T_J = 70°C), Worst-Case VCC = 1.425 V, for DC 1.5 V Core Voltage, Applicable to V2 and V5 Devices



IGLOO PLUS DC and Switching Characteristics

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-31 • Duration of Short Circuit Event before Failure

| Temperature | Time before Failure |
|-------------|---------------------|
| -40°C | > 20 years |
| 0°C | > 20 years |
| 25°C | > 20 years |
| 70°C | 5 years |
| 85°C | 2 years |
| 100°C | 6 months |

Table 2-32 • Schmitt Trigger Input Hysteresis Hysteresis Voltage Value (Typ.) for Schmitt Mode Input Buffers

| Input Buffer Configuration | Hysteresis Value (typ.) |
|---|-------------------------|
| 3.3 V LVTTL/LVCMOS (Schmitt trigger mode) | 240 mV |
| 2.5 V LVCMOS (Schmitt trigger mode) | 140 mV |
| 1.8 V LVCMOS (Schmitt trigger mode) | 80 mV |
| 1.5 V LVCMOS (Schmitt trigger mode) | 60 mV |
| 1.2 V LVCMOS (Schmitt trigger mode) | 40 mV |

Table 2-33 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

| Input Buffer | | | Input Rise/Fall Time (min.) | Input Rise/Fall Time (max.) | Reliability |
|--------------------------|----------|---------|--------------------------------|--|------------------|
| LVTTL/LVCMOS disabled) | (Schmitt | trigger | No requirement | 10 ns * | 20 years (100°C) |
| LVTTL/LVCMOS enabled) | (Schmitt | trigger | No requirement | No requirement, but input noise voltage cannot exceed Schmitt hysteresis. | 20 years (100°C) |

Note: *The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

| 3.3 V LVTTL / 3.3 V LVCMOS | VIL | | VIH | | VOL | VOH | IOL | ЮН | IOSL | IOSH | IIL¹ | IIH ² |
|-------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----|----|-------------------------|-------------------------|-----------------|------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μA ⁴ | μA ⁴ |
| 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 25 | 27 | 10 | 10 |
| 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 25 | 27 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 51 | 54 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 51 | 54 | 10 | 10 |
| 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 | 103 | 109 | 10 | 10 |
| 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 16 | 16 | 103 | 109 | 10 | 10 |

Table 2-34 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

Test Point
$$rac{1}{1}$$
 $rac{1}{1}$ $rac{1$

Figure 2-7 • AC Loading

Table 2-35 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | C _{LOAD} (pF) | | |
|---------------|----------------|----------------------|------------------------|--|--|
| 0 | 3.3 | 1.4 | 5 | | |

Note: **Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.*

Table 2-39 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V

| | | | 5 | | | | | • | | | | |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | Units |
| 2 mA | STD | 0.98 | 2.92 | 0.19 | 0.99 | 1.37 | 0.67 | 2.97 | 2.38 | 2.25 | 2.70 | ns |
| 4 mA | STD | 0.98 | 2.92 | 0.19 | 0.99 | 1.37 | 0.67 | 2.97 | 2.38 | 2.25 | 2.70 | ns |
| 6 mA | STD | 0.98 | 2.52 | 0.19 | 0.99 | 1.37 | 0.67 | 2.56 | 2.03 | 2.49 | 3.11 | ns |
| 8 mA | STD | 0.98 | 2.52 | 0.19 | 0.99 | 1.37 | 0.67 | 2.56 | 2.03 | 2.49 | 3.11 | ns |
| 12 mA | STD | 0.98 | 2.31 | 0.19 | 0.99 | 1.37 | 0.67 | 2.34 | 1.86 | 2.65 | 3.38 | ns |
| 16 mA | STD | 0.98 | 2.31 | 0.19 | 0.99 | 1.37 | 0.67 | 2.34 | 1.86 | 2.65 | 3.38 | ns |

Notes:

1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2. Software default selection highlighted in gray

3.3 V LVCMOS Wide Range

Table 2-40 • Minimum and Maximum DC Input and Output Levels

| 3.3 V LVCMOS Wide Range | Equivalent Software Default Drive Strength Option ¹ | | 11 | v | IH | VOL | VОН | IOL | юн | IOSL | IOSH | IIL ² | IIH ³ |
|----------------------------|---|-----------|-----------|-----------|-----------|-----------|-----------|-----|-----|-------------------------|-------------------------|------------------|------------------|
| Drive Strength | | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | μA | μA | Max. μA ⁴ | Max. μA ⁴ | μA ⁵ | μA ⁵ |
| 100 µA | 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| 100 µA | 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| 100 µA | 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |
| 100 µA | 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |
| 100 µA | 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | VDD - 0.2 | 100 | 100 | 103 | 109 | 10 | 10 |
| 100 µA | 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | VDD – 0.2 | 100 | 100 | 103 | 109 | 10 | 10 |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < V CCI. Input current is larger when operating outside recommended ranges.

4. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

Table 2-41 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|------------------------|
| 0 | 3.3 | 1.4 | 5 |

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-48 • 2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core VoltageCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 4 mA | STD | 0.97 | 4.44 | 0.18 | 1.06 | 1.22 | 0.66 | 4.53 | 4.15 | 1.80 | 1.70 | ns |
| 6 mA | STD | 0.97 | 3.61 | 0.18 | 1.06 | 1.22 | 0.66 | 3.69 | 3.50 | 2.05 | 2.18 | ns |
| 8 mA | STD | 0.97 | 3.61 | 0.18 | 1.06 | 1.22 | 0.66 | 3.69 | 3.50 | 2.05 | 2.18 | ns |
| 12 mA | STD | 0.97 | 3.07 | 0.18 | 1.06 | 1.22 | 0.66 | 3.14 | 3.03 | 2.22 | 2.48 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-49 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T_{.1} = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 4 mA | STD | 0.97 | 2.41 | 0.18 | 1.06 | 1.22 | 0.66 | 2.47 | 2.22 | 1.79 | 1.77 | ns |
| 6 mA | STD | 0.97 | 1.99 | 0.18 | 1.06 | 1.22 | 0.66 | 2.04 | 1.75 | 2.04 | 2.25 | ns |
| 8 mA | STD | 0.97 | 1.99 | 0.18 | 1.06 | 1.22 | 0.66 | 2.04 | 1.75 | 2.04 | 2.25 | ns |
| 12 mA | STD | 0.97 | 1.77 | 0.18 | 1.06 | 1.22 | 0.66 | 1.81 | 1.51 | 2.22 | 2.56 | ns |

Notes:

1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2. Software default selection highlighted in gray.

Applies to 1.2 V DC Core Voltage

Table 2-50 • 2.5 LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCC_I = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 4 mA | STD | 0.98 | 5.04 | 0.19 | 1.19 | 1.40 | 0.67 | 5.12 | 4.65 | 2.22 | 2.36 | ns |
| 6 mA | STD | 0.98 | 4.19 | 0.19 | 1.19 | 1.40 | 0.67 | 4.25 | 3.98 | 2.48 | 2.85 | ns |
| 8 mA | STD | 0.98 | 4.19 | 0.19 | 1.19 | 1.40 | 0.67 | 4.25 | 3.98 | 2.48 | 2.85 | ns |
| 12 mA | STD | 0.98 | 3.63 | 0.19 | 1.19 | 1.40 | 0.67 | 3.69 | 3.50 | 2.66 | 3.16 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-51 • 2.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{zH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 4 mA | STD | 0.98 | 2.96 | 0.19 | 1.19 | 1.40 | 0.67 | 3.00 | 2.67 | 2.22 | 2.46 | ns |
| 6 mA | STD | 0.98 | 2.52 | 0.19 | 1.19 | 1.40 | 0.67 | 2.56 | 2.18 | 2.47 | 2.95 | ns |
| 8 mA | STD | 0.98 | 2.52 | 0.19 | 1.19 | 1.40 | 0.67 | 2.56 | 2.18 | 2.47 | 2.95 | ns |
| 12 mA | STD | 0.98 | 2.29 | 0.19 | 1.19 | 1.40 | 0.67 | 2.32 | 1.94 | 2.65 | 3.27 | ns |

Notes:

1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2. Software default selection highlighted in gray.

Microsemi.

IGLOO PLUS DC and Switching Characteristics

| Parameter Name | Parameter Definition | Measuring Nodes (from, to)* |
|-----------------------|---|--------------------------------|
| t _{OCLKQ} | Clock-to-Q of the Output Data Register | HH, DOUT |
| tosud | Data Setup Time for the Output Data Register | FF, HH |
| t _{OHD} | Data Hold Time for the Output Data Register | FF, HH |
| t _{OCLR2Q} | Asynchronous Clear-to-Q of the Output Data Register | LL, DOUT |
| t _{OREMCLR} | Asynchronous Clear Removal Time for the Output Data Register | LL, HH |
| tORECCLR | Asynchronous Clear Recovery Time for the Output Data Register | LL, HH |
| t _{OECLKQ} | Clock-to-Q of the Output Enable Register | HH, EOUT |
| t _{OESUD} | Data Setup Time for the Output Enable Register | JJ, HH |
| t _{OEHD} | Data Hold Time for the Output Enable Register | JJ, HH |
| t _{OECLR2Q} | Asynchronous Clear-to-Q of the Output Enable Register | II, EOUT |
| t _{OEREMCLR} | Asynchronous Clear Removal Time for the Output Enable Register | II, HH |
| t _{OERECCLR} | Asynchronous Clear Recovery Time for the Output Enable Register | II, HH |
| t _{ICLKQ} | Clock-to-Q of the Input Data Register | AA, EE |
| t _{ISUD} | Data Setup Time for the Input Data Register | CC, AA |
| t _{IHD} | Data Hold Time for the Input Data Register | CC, AA |
| t _{ICLR2Q} | Asynchronous Clear-to-Q of the Input Data Register | DD, EE |
| t _{IREMCLR} | Asynchronous Clear Removal Time for the Input Data Register | DD, AA |
| t _{IRECCLR} | Asynchronous Clear Recovery Time for the Input Data Register | DD, AA |

Table 2-73 • Parameter Definition and Measuring Nodes

Note: *See Figure 2-13 on page 2-43 for more information.

Input Register



Figure 2-14 • Input Register Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-74 • Input Data Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|----------------------|---|------|-------|
| t _{ICLKQ} | Clock-to-Q of the Input Data Register | 0.41 | ns |
| t _{ISUD} | Data Setup Time for the Input Data Register | 0.32 | ns |
| t _{IHD} | Data Hold Time for the Input Data Register | 0.00 | ns |
| t _{ICLR2Q} | Asynchronous Clear-to-Q of the Input Data Register | 0.57 | ns |
| t _{IPRE2Q} | Asynchronous Preset-to-Q of the Input Data Register | 0.57 | ns |
| t _{IREMCLR} | Asynchronous Clear Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECCLR} | Asynchronous Clear Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IREMPRE} | Asynchronous Preset Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECPRE} | Asynchronous Preset Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IWCLR} | Asynchronous Clear Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{IWPRE} | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{ICKMPWH} | Clock Minimum Pulse Width High for the Input Data Register | 0.31 | ns |
| t _{ICKMPWL} | Clock Minimum Pulse Width Low for the Input Data Register | 0.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

🔨 Microsemi

IGLOO PLUS DC and Switching Characteristics

1.2 V DC Core Voltage

Table 2-75 • Input Data Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V

| Parameter | Description | Std. | Units |
|----------------------|---|------|-------|
| t _{ICLKQ} | Clock-to-Q of the Input Data Register | 0.66 | ns |
| t _{ISUD} | Data Setup Time for the Input Data Register | 0.43 | ns |
| t _{IHD} | Data Hold Time for the Input Data Register | 0.00 | ns |
| t _{ICLR2Q} | Asynchronous Clear-to-Q of the Input Data Register | 0.86 | ns |
| t _{IPRE2Q} | Asynchronous Preset-to-Q of the Input Data Register | 0.86 | ns |
| t _{IREMCLR} | Asynchronous Clear Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECCLR} | Asynchronous Clear Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IREMPRE} | Asynchronous Preset Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECPRE} | Asynchronous Preset Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IWCLR} | Asynchronous Clear Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{IWPRE} | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{ICKMPWH} | Clock Minimum Pulse Width High for the Input Data Register | 0.31 | ns |
| t _{ICKMPWL} | Clock Minimum Pulse Width Low for the Input Data Register | 0.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

static Microsemi.

IGLOO PLUS DC and Switching Characteristics



Figure 2-18 • Timing Model and Waveforms



IGLOO PLUS DC and Switching Characteristics

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-61. Table 2-84 to Table 2-89 on page 2-60 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-84 • AGLP030 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

| | | | Std. | | |
|----------------------|---|---|-------------------|-------------------|-------|
| Parameter | Description | Γ | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | | 1.21 | 1.42 | ns |
| t _{RCKH} | Input High Delay for Global Clock | | 1.23 | 1.49 | ns |
| t _{RCKMPWH} | Minimum Pulse Width High for Global Clock | | 1.18 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width Low for Global Clock | | 1.15 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | | 0.27 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-85 • AGLP060 Global Resource Commercial-Case Conditions: T₁ = 70°C, VCC = 1.425 V

| | | | Std. | | |
|----------------------|---|--|-------------------|-------------------|-------|
| Parameter | Description | | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | | 1.32 | 1.62 | ns |
| t _{RCKH} | Input High Delay for Global Clock | | 1.34 | 1.72 | ns |
| t _{RCKMPWH} | Minimum Pulse Width High for Global Clock | | 1.18 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width Low for Global Clock | | 1.15 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | | 0.38 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

IGLOO PLUS DC and Switching Characteristics



Figure 2-32 • FIFO Reset





| stati Microsemi. |
|----------------------------------|
| IGLOO PLUS Low Power Flash FPGAs |

| (| CS289 |) c | S289 |
|------------|---------------------|------------|---------------------|
| Pin Number | AGLP030 Function | Pin Number | AGLP030 Function |
| P2 | NC | T5 | NC |
| P3 | GND | Т6 | IO84RSB2 |
| P4 | NC | T7 | IO81RSB2 |
| P5 | NC | Т8 | IO76RSB2 |
| P6 | IO87RSB2 | Т9 | VCCIB2 |
| P7 | IO80RSB2 | T10 | IO69RSB2 |
| P8 | GND | T11 | IO65RSB2 |
| P9 | IO72RSB2 | T12 | IO64RSB2 |
| P10 | IO67RSB2 | T13 | NC |
| P11 | IO61RSB2 | T14 | GND |
| P12 | NC | T15 | NC |
| P13 | VCCIB2 | T16 | TDI |
| P14 | NC | T17 | TDO |
| P15 | IO60RSB2 | U1 | FF/IO90RSB2 |
| P16 | IO62RSB2 | U2 | GND |
| P17 | VJTAG | U3 | NC |
| R1 | GND | U4 | IO88RSB2 |
| R2 | IO91RSB2 | U5 | IO86RSB2 |
| R3 | NC | U6 | IO82RSB2 |
| R4 | NC | U7 | GND |
| R5 | NC | U8 | IO75RSB2 |
| R6 | VCCIB2 | U9 | IO73RSB2 |
| R7 | IO83RSB2 | U10 | IO68RSB2 |
| R8 | IO78RSB2 | U11 | IO66RSB2 |
| R9 | IO74RSB2 | U12 | GND |
| R10 | IO70RSB2 | U13 | NC |
| R11 | GND | U14 | NC |
| R12 | NC | U15 | NC |
| R13 | NC | U16 | TCK |
| R14 | NC | U17 | VPUMP |
| R15 | NC | ' | |
| R16 | TMS | 1 | |
| R17 | TRST | 1 | |
| T1 | IO92RSB3 | 1 | |
| T2 | IO89RSB2 | 1 | |
| Т3 | NC | 1 | |
| | | 1 | |

T4

GND



Datasheet Information

| Revision | Changes | Page |
|----------------------------|--|--------------|
| Revision 11 (continued) | Table 2-2 • Recommended Operating Conditions ^{1,2} was revised. 1.2 V DC wide range supply voltage and 3.3 V wide range supply voltage (SAR 26270) were added for VCCI. VJTAG DC Voltage was revised (SAR 24052). The value range for VPUMP programming voltage for operation was changed from "0 to 3.45" to "0 to 3.6" (SAR 25220). | 2-2 |
| | Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays (normalized to TJ = 70° C, VCC = 1.425 V) and Table 2-7 • Temperature and Voltage Derating Factors for Timing Delays (normalized to TJ = 70° C, VCC = 1.14 V) were revised. | 2-6, 2-6 |
| | Table 2-8 • Power Supply State per Mode is new. | 2-7 |
| | The tables in the "Quiescent Supply Current" section were updated (SARs 24882 and 24112). Some of the table notes were changed or deleted. | 2-7 |
| | VIH maximum values in tables were updated as needed to 3.6 V (SARs 20990, 79370). | N/A |
| | The values in the following tables were updated. 3.3 V LVCMOS and 1.2 V LVCMOS wide range were added to the tables where applicable. | |
| | Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings | 2-9 |
| | Table 2-14 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings ¹ | 2-9 |
| | Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings | 2-19 2-20 |
| | Table 2-22 • Summary of Maximum and Minimum DC Input Levels | 2-20 |
| | Table 2-23 • Summary of AC Measuring Points Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings, STD Speed Grade, Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V | 2-22 |
| | Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings, STD Speed Grade Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V | 2-23 |
| | Table 2-28 • I/O Output Buffer Maximum Resistances ¹ | 2-24 |
| | A table note was added to Table 2-16 • Different Components Contributing to the | 2-10, |
| | Static Power Consumption in IGLOO PLUS Devices and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices stating the value for PDC4 is the minimum contribution of the PLL when operating at lowest frequency. | 2-11 |
| | Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances was revised, including addition of 3.3 V and 1.2 V LVCMOS wide range. | 2-25 |
| | The notes defining $R_{WEAK\ PULL-UP-MAX}$ and $R_{WEAK\ PULLDOWN-MAX}$ were revised (SAR 21348). | |
| | Table 2-30 • I/O Short Currents IOSH/IOSL was revised to include data for 3.3 V and1.2 V LVCMOS wide range (SAR 79353 and SAR 79366). | 2-25 |
| | Table 2-31 • Duration of Short Circuit Event before Failure was revised to change the maximum temperature from 110°C to 100°C, with an example of six months instead of three months (SAR 26259). | 2-26 |



Datasheet Information

| Revision | Changes | Page |
|--|--|---------------|
| Revision 10 (Apr 2009) Product Brief v1.5 DC and Switching Characteristics Advance v0.5 | The –F speed grade is no longer offered for IGLOO PLUS devices. References to it have been removed from the document. The speed grade column and note regarding –F speed grade were removed from "IGLOO PLUS Ordering Information". The "Speed Grade and Temperature Grade Matrix" section was removed. | III, IV |
| Revision 9 (Feb 2009) Product Brief v1.4 | The "Advanced I/O" section was revised to add two bullets regarding support of wide range power supply voltage. | I |
| | The "I/Os with Advanced I/O Standards" section was revised to add 3.0 V wide range to the list of supported voltages. The "Wide Range I/O Support" section is new. | 1-7 |
| Revision 8 (Jan 2009) Packaging v1.5 | The "CS201" pin table was revised to add a note regarding pins G1 and H1. | 4-8 |
| Revision 7 (Dec 2008) Product Brief v1.3 | A note was added to IGLOO PLUS Devices: "AGLP060 in CS201 does not support the PLL." | I |
| | Table 2 • IGLOO PLUS FPGAs Package Size Dimensions was updated to change the nominal size of VQ176 from 100 to 400 mm ² . | II |
| Revision 6 (Oct 2008) DC and Switching Characteristics Advance v0.4 | Data was revised significantly in the following tables: Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings, STD Speed Grade, Commercial-Case Conditions: T _J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V | 2-22, 2-33 |
| | Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings, STD Speed Grade Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V | |
| | Table 2-50 • 2.5 LVCMOS Low Slew – Applies to 1.2 V DC Core VoltageTable 2-51 • 2.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage | |
| Revision 5 (Aug 2008) Product Brief v1.2 | The VQ128 and VQ176 packages were added to Table 1 • IGLOO PLUS Product Family, the "I/Os Per Package ¹ " table, Table 2 • IGLOO PLUS FPGAs Package Size Dimensions, "IGLOO PLUS Ordering Information", and the "Temperature Grade Offerings" table. | I to IV |
| Packaging v1.4 | The "VQ128" package drawing and pin table are new. | 4-2 |
| | The "VQ176" package drawing and pin table are new. | 4-5 |
| Revision 4 (Jul 2008) Product Brief v1.1 DC and Switching Characteristics Advance v0.3 | As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change $1.2 \text{ V} / 1.5 \text{ V}$ to 1.2 V to 1.5 V . | N/A |
| Revision 3 (Jun 2008) DC and Switching Characteristics Advance v0.2 | Tables have been updated to reflect default values in the software. The default I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V I/O set. | N/A |
| | Table note 3 was updated in Table 2-2 • Recommended Operating Conditions ^{1,2} to add the sentence, "VCCI should be at the same voltage within a given I/O bank." References to table notes 5, 6, 7, and 8 were added. Reference to table note 3 was removed from VPUMP Operation and placed next to VCC. | 2-2 |
| | Table 2-4 • Overshoot and Undershoot Limits ¹ was revised to remove "as measured on quiet I/Os" from the title. Table note 2 was revised to remove "estimated SSO density over cycles." Table note 3 was deleted. | 2-3 |

IGLOO PLUS Low Power Flash FPGAs

| Revision | Changes | Page |
|--|---|---------------|
| Revision 3 (continued) | The table note for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Flash*Freeze Mode* to remove the sentence stating that values do not include I/O static contribution. | 2-7 |
| | The table note for Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Sleep Mode* was updated to remove VJTAG and VCCI and the statement that values do not include I/O static contribution. | 2-7 |
| | The table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Shutdown Mode was updated to remove the statement that values do not include I/O static contribution. | 2-7 |
| | Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO PLUS Flash*Freeze Mode 1 was updated to include VCCPLL. Table note 4 was deleted. | 2-8 |
| | Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings and Table 2-14 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings ¹ were updated to remove static power. The table notes were updated to reflect that power was measured on VCC ₁ . Table note 2 was added to Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings. | 2-9, 2-9 |
| | Table 2-16 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices were updated to change the definition for P_{DC5} from bank static power to bank quiescent power. Table subtitles were added for Table 2-16 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices, Table 2-17 • Different Components Contributing to Dynamic Power Consumption in IGLOO PLUS Devices, and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices. | 2-10, 2-11 |
| | The "Total Static Power Consumption—P _{STAT} " section was revised. | 2-12 |
| | Table 2-32 • Schmitt Trigger Input Hysteresis is new. | 2-26 |
| Packaging v1.3 | The "CS281" package drawing is new. | 4-13 |
| | The "CS281" table for the AGLP125 device is new. | 4-13 |
| Revision 3 (continued) | The "CS289" package drawing was incorrect. The graphic was showing the CS281 mechanical drawing and not the CS289 mechanical drawing. This has now been corrected. | 4-17 |
| Revision 2 (Jun 2008) Packaging v1.2 | The "CS289" table for the AGLP030 device is new. | 4-17 |
| Revision 1 (Jun 2008) | The "CS289" table for the AGLP060 device is new. | 4-20 |
| Packaging v1.1 | The "CS289" table for the AGLP125 device is new. | 4-23 |



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.