

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1584
Total RAM Bits	18432
Number of I/O	157
Number of Gates	60000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	289-TFBGA, CSBGA
Supplier Device Package	289-CSP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/aglp060v2-csg289

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1 – IGLOO PLUS Device Family Overview

### **General Description**

The IGLOO PLUS family of flash FPGAs, based on a 130 nm flash process, offers the lowest power FPGA, a single-chip solution, small-footprint packages, reprogrammability, and an abundance of advanced features.

The Flash\*Freeze technology used in IGLOO PLUS devices enables entering and exiting an ultra-low power mode that consumes as little as 5  $\mu$ W while retaining the design information, SRAM content, registers, and I/O states. Flash\*Freeze technology simplifies power management through I/O and clock management with rapid recovery to operation mode.

The Low Power Active capability (static idle) allows for ultra-low power consumption while the IGLOO PLUS device is completely functional in the system. This allows the IGLOO PLUS device to control system power management based on external inputs (e.g., scanning for keyboard stimulus) while consuming minimal power.

Nonvolatile flash technology gives IGLOO PLUS devices the advantage of being a secure, low power, single-chip solution that is Instant On. IGLOO PLUS is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost.

These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

IGLOO PLUS devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as well as clock conditioning circuitry based on an integrated phase-locked loop (PLL). IGLOO PLUS devices have up to 125 k system gates, supported with up to 36 kbits of true dual-port SRAM and up to 212 user I/Os. The AGLP030 devices have no PLL or RAM support.

### Flash\*Freeze Technology

The IGLOO PLUS device offers unique Flash\*Freeze technology, allowing the device to enter and exit ultra-low power Flash\*Freeze mode. IGLOO PLUS devices do not need additional components to turn off I/Os or clocks while retaining the design information, SRAM content, registers, and I/O states. Flash\*Freeze technology is combined with in-system programmability, which enables users to quickly and easily upgrade and update their designs in the final stages of manufacturing or in the field. The ability of IGLOO PLUS V2 devices to support a wide range of core and I/O voltages (1.2 V to 1.5 V) allows further reduction in power consumption, thus achieving the lowest total system power.

During Flash\*Freeze mode, each I/O can be set to the following configurations: hold previous state, tristate, or set as HIGH or LOW.

The availability of low power modes, combined with reprogrammability, a single-chip and single-voltage solution, and availability of small-footprint, high-pin-count packages, make IGLOO PLUS devices the best fit for portable electronics.

### Flash Advantages

#### Low Power

IGLOO PLUS devices exhibit power characteristics similar to those of an ASIC, making them an ideal choice for power-sensitive applications. IGLOO PLUS devices have only a very limited power-on current surge and no high-current transition period, both of which occur on many FPGAs.

IGLOO PLUS devices also have low dynamic power consumption to further maximize power savings; power is even further reduced by the use of a 1.2 V core voltage.

Low dynamic power consumption, combined with low static power consumption and Flash\*Freeze technology, gives the IGLOO PLUS device the lowest total system power offered by any FPGA.




Figure 2-2 • V2 Devices - I/O State as a Function of VCCI and VCC Voltage Levels

### **Thermal Characteristics**

#### Introduction

The temperature variable in the Microsemi Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction temperature to be higher than the ambient temperature.

EQ 1 can be used to calculate junction temperature.

 $T_J$  = Junction Temperature =  $\Delta T + T_A$ 

EQ 1

where:

T<sub>A</sub> = Ambient temperature

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient  $\Delta T$  =  $\theta_{ia}$  \* P

 $\theta_{ia}$  = Junction-to-ambient of the package.  $\theta_{ia}$  numbers are located in Figure 2-5.

P = Power dissipation



### Power per I/O Pin

Table 2-13 • Summary of I/O Input Buffer Power (per pin) - Default I/O Software Settings

	VCCI (V)	Dynamic Power PAC9 (μW/MHz) <sup>1</sup>
Single-Ended		•
3.3 V LVTTL / 3.3 V LVCMOS	3.3	16.26
3.3 V LVTTL / 3.3 V LVCMOS – Schmitt Trigger	3.3	18.95
3.3 V LVCMOS Wide Range <sup>2</sup>	3.3	16.26
3.3 V LVCMOS Wide Range <sup>2</sup> – Schmitt Trigger	3.3	18.95
2.5 V LVCMOS	2.5	4.59
2.5 V LVCMOS – Schmitt Trigger	2.5	6.01
1.8 V LVCMOS	1.8	1.61
1.8 V LVCMOS – Schmitt Trigger	1.8	1.70
1.5 V LVCMOS (JESD8-11)	1.5	0.96
1.5 V LVCMOS (JESD8-11) – Schmitt Trigger	1.5	0.90
1.2 V LVCMOS <sup>3</sup>	1.2	0.55
1.2 V LVCMOS <sup>3</sup> – Schmitt Trigger	1.2	0.47
1.2 V LVCMOS Wide Range <sup>3</sup>	1.2	0.55
1.2 V LVCMOS Wide Range <sup>3</sup> – Schmitt Trigger	1.2	0.47

#### Notes:

- 1. PAC9 is the total dynamic power measured on VCCI.
- 2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 3. Applicable for IGLOO PLUS V2 devices only, operating at VCCI ≥ VCC.

Table 2-14 • Summary of I/O Output Buffer Power (per pin) - Default I/O Software Settings<sup>1</sup>

	C <sub>LOAD</sub> (pF)	VCCI (V)	Dynamic Power PAC10 (μW/MHz) <sup>2</sup>
Single-Ended			
3.3 V LVTTL / 3.3 V LVCMOS	5	3.3	127.11
3.3 V LVCMOS Wide Range <sup>3</sup>	5	3.3	127.11
2.5 V LVCMOS	5	2.5	70.71
1.8 V LVCMOS	5	1.8	35.57
1.5 V LVCMOS (JESD8-11)	5	1.5	24.30
1.2 V LVCMOS <sup>4</sup>	5	1.2	15.22
1.2 V LVCMOS Wide Range <sup>4</sup>	5	1.2	15.22

#### Notes:

- 1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
- 2. PAC10 is the total dynamic power measured on VCCI.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 4. Applicable for IGLOO PLUS V2 devices only, operating at VCCI ≥ VCC.



### **Overview of I/O Performance**

# Summary of I/O DC Input and Output Levels – Default I/O Software Settings

Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings

		Equiv.			VIL	VIH		VOL	VOH	IOL <sup>1</sup>	IOH <sup>1</sup>
I/O Standard	Drive Strength	Software Default Drive Strength Option <sup>2</sup>	Slew		Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range <sup>3</sup>	100 μΑ	12 mA	High	-0.3	0.8	2	3.6	0.2	VDD 3 0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7	12	12
1.8 V LVCMOS	8 mA	8 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	8	8
1.5 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	4	4
1.2 V LVCMOS <sup>4</sup>	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2
1.2 V LVCMOS Wide Range <sup>4,5</sup>	100 μΑ	2 mA	High	-0.3	0.3 * VCCI	0.7 * VCCI	3.6	0.1	VCCI - 0.1	0.1	0.1

#### Notes:

- 1. Currents are measured at 85°C junction temperature.
- 2. Note that 1.2 V LVCMOS and 3.3 V LVCMOS wide range are applicable to 100  $\mu$ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 4. Applicable to IGLOO PLUS V2 devices operating at  $VCC_1 \ge VCC$ .
- 5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.

### Single-Ended I/O Characteristics

### 3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 2-34 • Minimum and Maximum DC Input and Output Levels

3.3 V LVTTL / 3.3 V LVCMOS	V	TL.	V	IH .	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	103	109	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	103	109	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-7 • AC Loading

Table 2-35 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	3.3	1.4	5

Note: \*Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.



### Applies to 1.2 V DC Core Voltage

Table 2-44 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
100 μΑ	4 mA	STD	0.98	6.68	0.19	1.32	1.92	0.67	6.68	5.74	3.13	3.47	ns
100 μΑ	6 mA	STD	0.98	5.51	0.19	1.32	1.92	0.67	5.51	4.94	3.48	4.11	ns
100 μΑ	8 mA	STD	0.98	5.51	0.19	1.32	1.92	0.67	5.51	4.94	3.48	4.11	ns
100 μΑ	12 mA	STD	0.98	4.75	0.19	1.32	1.92	0.67	4.75	4.36	3.73	4.52	ns
100 μΑ	16 mA	STD	0.98	4.75	0.19	1.32	1.92	0.67	4.75	4.36	3.73	4.52	ns

#### Notes:

Table 2-45 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T<sub>.I</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
100 μΑ	4 mA	STD	0.98	4.16	0.19	1.32	1.92	0.67	4.16	3.32	3.12	3.66	ns
100 μΑ	6 mA	STD	0.98	3.54	0.19	1.32	1.92	0.67	3.54	2.79	3.48	4.31	ns
100 μΑ	8 mA	STD	0.98	3.54	0.19	1.32	1.92	0.67	3.54	2.79	3.48	4.31	ns
100 μΑ	12 mA	STD	0.98	3.21	0.19	1.32	1.92	0.67	3.21	2.52	3.73	4.73	ns
100 μΑ	16 mA	STD	0.98	3.21	0.19	1.32	1.92	0.67	3.21	2.52	3.73	4.73	ns

#### Notes:

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 3. Software default selection highlighted in gray.

The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

<sup>2.</sup> For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



IGLOO PLUS DC and Switching Characteristics

### 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

Table 2-52 • Minimum and Maximum DC Input and Output Levels

1.8 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min., V	Max., V	Min., V	Max., V	Max., V	Min., V	mA	mA	Max., mA <sup>3</sup>	Max., mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	2	2	9	11	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	4	4	17	22	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	6	6	35	44	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	8	8	35	44	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-9 • AC Loading

Table 2-53 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.8	0.9	5

Note: \*Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

2-34 Revision 17



IGLOO PLUS DC and Switching Characteristics

### 1.5 V LVCMOS (JESD8-11)

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.

Table 2-58 • Minimum and Maximum DC Input and Output Levels

1.5 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	13	16	10	10
4 mA	-0.3	0.35 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	4	4	25	33	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-10 • AC Loading

Table 2-59 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.5	0.75	5

Note: \*Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

2-36 Revision 17



### 1.2 V LVCMOS Wide Range

Table 2-68 • Minimum and Maximum DC Input and Output Levels

1.2 V LVCMOS Range <sup>1</sup>	Wide		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	юзн	IIL <sup>3</sup>	IIH <sup>4</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>2</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>5</sup>	Max mA <sup>5</sup>	μ <b>Α</b> <sup>6</sup>	μ <b>Α</b> <sup>6</sup>
100 μΑ	2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	20	26	10	10

#### Notes:

- 1. Applicable to V2 devices only.
- 2. The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 3. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 5. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 6. Currents are measured at 85°C junction temperature.
- 7. Software default selection highlighted in gray.

Table 2-69 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.2	0.6	5

Note: \*Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.



## **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-80 • Combinatorial Cell Propagation Delays

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t <sub>PD</sub>	0.72	ns
AND2	Y = A · B	t <sub>PD</sub>	0.86	ns
NAND2	Y = !(A · B)	t <sub>PD</sub>	1.00	ns
OR2	Y = A + B	t <sub>PD</sub>	1.26	ns
NOR2	Y = !(A + B)	t <sub>PD</sub>	1.16	ns
XOR2	Y = A ⊕ B	t <sub>PD</sub>	1.46	ns
MAJ3	Y = MAJ(A, B, C)	t <sub>PD</sub>	1.47	ns
XOR3	Y = A ⊕ B ⊕ C	t <sub>PD</sub>	2.12	ns
MUX2	Y = A !S + B S	t <sub>PD</sub>	1.24	ns
AND3	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	1.40	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.2 V DC Core Voltage

Table 2-81 • Combinatorial Cell Propagation Delays

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t <sub>PD</sub>	1.26	ns
AND2	Y = A · B	t <sub>PD</sub>	1.46	ns
NAND2	Y = !(A · B)	t <sub>PD</sub>	1.78	ns
OR2	Y = A + B	t <sub>PD</sub>	2.47	ns
NOR2	Y = !(A + B)	t <sub>PD</sub>	2.17	ns
XOR2	Y = A ⊕ B	t <sub>PD</sub>	2.62	ns
MAJ3	Y = MAJ(A, B, C)	t <sub>PD</sub>	2.66	ns
XOR3	Y = A ⊕ B ⊕ C	t <sub>PD</sub>	3.77	ns
MUX2	Y = A !S + B S	t <sub>PD</sub>	2.20	ns
AND3	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	2.49	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

### **Timing Waveforms**




Figure 2-24 • RAM Read for Pass-Through Output. Applicable to Both RAM4K9 and RAM512x18.




Figure 2-25 • RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.



Table 2-93 • RAM512X18 Commercial-Case Conditions:  $T_J = 70$  °C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	0.69	ns
t <sub>AH</sub>	Address hold time	0.13	ns
t <sub>ENS</sub>	REN, WEN setup time	0.61	ns
t <sub>ENH</sub>	REN, WEN hold time	0.07	ns
t <sub>DS</sub>	Input data (WD) setup time	0.59	ns
t <sub>DH</sub>	Input data (WD) hold time	0.30	ns
t <sub>CKQ1</sub>	Clock High to new data valid on RD (output retained)	3.51	ns
t <sub>CKQ2</sub>	Clock High to new data valid on RD (pipelined)	1.43	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.21	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.25	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on RD (flow-through)	1.72	ns
	RESET Low to data out Low on RD (pipelined)	1.72	ns
t <sub>REMRSTB</sub>	RESET removal	0.51	ns
t <sub>RECRSTB</sub>	RESET recovery	2.68	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	0.68	ns
t <sub>CYC</sub>	Clock cycle time	6.24	ns
F <sub>MAX</sub>	Maximum frequency	160	MHz

#### Notes:

<sup>1.</sup> For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

<sup>2.</sup> For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



IGLOO PLUS DC and Switching Characteristics

### 1.2 V DC Core Voltage

### Table 2-94 • RAM4K9

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	1.28	ns
t <sub>AH</sub>	Address hold time	0.25	ns
t <sub>ENS</sub>	REN, WEN setup time	1.25	ns
t <sub>ENH</sub>	REN, WEN hold time	0.25	ns
t <sub>BKS</sub>	BLK setup time	2.54	ns
t <sub>BKH</sub>	BLK hold time	0.25	ns
t <sub>DS</sub>	Input data (DIN) setup time	1.10	ns
t <sub>DH</sub>	Input data (DIN) hold time	0.55	ns
t <sub>CKQ1</sub>	Clock High to new data valid on DOUT (output retained, WMODE = 0)	5.51	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	4.77	ns
t <sub>CKQ2</sub>	Clock High to new data valid on DOUT (pipelined)	2.82	ns
t <sub>C2CWWL</sub> 1	Address collision clk-to-clk delay for reliable write after write on same address – applicable to closing edge	0.30	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.32	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.44	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on DOUT (flow-through)	3.21	ns
	RESET Low to data out Low on DOUT (pipelined)	3.21	ns
t <sub>REMRSTB</sub>	RESET removal	0.93	ns
t <sub>RECRSTB</sub>	RESET recovery	4.94	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	1.18	ns
t <sub>CYC</sub>	Clock cycle time	10.90	ns
F <sub>MAX</sub>	Maximum frequency	92	MHz

#### Notes.

2-70 Revision 17

<sup>1.</sup> For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

<sup>2.</sup> For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### **JTAG 1532 Characteristics**

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the "User I/O Characteristics" section on page 2-15 for more details.

### Timing Characteristics

1.5 V DC Core Voltage

Table 2-100 • JTAG 1532

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>DISU</sub>	Test Data Input Setup Time	1.00	ns
t <sub>DIHD</sub>	Test Data Input Hold Time	2.00	ns
t <sub>TMSSU</sub>	Test Mode Select Setup Time	1.00	ns
t <sub>TMDHD</sub>	Test Mode Select Hold Time	2.00	ns
t <sub>TCK2Q</sub>	Clock to Q (data out)	8.00	ns
t <sub>RSTB2Q</sub>	Reset to Q (data out)	25.00	ns
F <sub>TCKMAX</sub>	TCK Maximum Frequency	15	MHz
t <sub>TRSTREM</sub>	ResetB Removal Time	0.58	ns
t <sub>TRSTREC</sub>	ResetB Recovery Time	0.00	ns
t <sub>TRSTMPW</sub>	ResetB Minimum Pulse	TBD ns	

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.2 V DC Core Voltage

Table 2-101 • JTAG 1532

Commercial-Case Conditions:  $T_J = 70$ °C, Worst-Case VCC = 1.14 V


Parameter	Description	Std.	Units
t <sub>DISU</sub>	Test Data Input Setup Time	1.50	ns
t <sub>DIHD</sub>	Test Data Input Hold Time	3.00	ns
t <sub>TMSSU</sub>	Test Mode Select Setup Time	1.50	ns
t <sub>TMDHD</sub>	Test Mode Select Hold Time	3.00	ns
t <sub>TCK2Q</sub>	Clock to Q (data out)	11.00	ns
t <sub>RSTB2Q</sub>	Reset to Q (data out)	30.00	ns
F <sub>TCKMAX</sub>	TCK Maximum Frequency	9.00	MHz
t <sub>TRSTREM</sub>	ResetB Removal Time	1.18	ns
t <sub>TRSTREC</sub>	ResetB Recovery Time 0.0		ns
t <sub>TRSTMPW</sub>	ResetB Minimum Pulse	TBD	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



# 4 - Package Pin Assignments

## **VQ128**



Note: This is the top view of the package.

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

Pin information is in the "Pin Descriptions" chapter of the IGLOO PLUS FPGA Fabric User's Guide.



### Package Pin Assignments

V	'Q128	V	Q128	V	VQ128		
Pin Number	AGLP030 Function	Pin Number	AGLP030 Function	Pin Number	AGLP030 Function		
1	IO119RSB3	36	IO88RSB2	71	IO57RSB1		
2	IO118RSB3	37	IO86RSB2	72	VCCIB1		
3	IO117RSB3	38	IO84RSB2	73	GND		
4	IO115RSB3	39	IO83RSB2	74	IO55RSB1		
5	IO116RSB3	40	GND	75	IO54RSB1		
6	IO113RSB3	41	VCCIB2	76	IO53RSB1		
7	IO114RSB3	42	IO82RSB2	77	IO52RSB1		
8	GND	43	IO81RSB2	78	IO51RSB1		
9	VCCIB3	44	IO79RSB2	79	IO50RSB1		
10	IO112RSB3	45	IO78RSB2	80	IO49RSB1		
11	IO111RSB3	46	IO77RSB2	81	VCC		
12	IO110RSB3	47	IO75RSB2	82	GDB0/IO48RSB1		
13	IO109RSB3	48	IO74RSB2	83	GDA0/IO47RSB1		
14	GEC0/IO108RSB3	49	VCC	84	GDC0/IO46RSB1		
15	GEA0/IO107RSB3	50	IO73RSB2	85	IO45RSB1		
16	GEB0/IO106RSB3	51	IO72RSB2	86	IO44RSB1		
17	VCC	52	IO70RSB2	87	IO43RSB1		
18	IO104RSB3	53	IO69RSB2	88	IO42RSB1		
19	IO103RSB3	54	IO68RSB2	89	VCCIB1		
20	IO102RSB3	55	IO66RSB2	90	GND		
21	IO101RSB3	56	IO65RSB2	91	IO40RSB1		
22	IO100RSB3	57	GND	92	IO41RSB1		
23	IO99RSB3	58	VCCIB2	93	IO39RSB1		
24	GND	59	IO63RSB2	94	IO38RSB1		
25	VCCIB3	60	IO61RSB2	95	IO37RSB1		
26	IO97RSB3	61	IO59RSB2	96	IO36RSB1		
27	IO98RSB3	62	TCK	97	IO35RSB0		
28	IO95RSB3	63	TDI	98	IO34RSB0		
29	IO96RSB3	64	TMS	99	IO33RSB0		
30	IO94RSB3	65	VPUMP	100	IO32RSB0		
31	IO93RSB3	66	TDO	101	IO30RSB0		
32	IO92RSB3	67	TRST	102	IO28RSB0		
33	IO91RSB2	68	IO58RSB1	103	IO27RSB0		
34	FF/IO90RSB2	69	VJTAG	104	VCCIB0		
35	IO89RSB2	70	IO56RSB1	105	GND		

4-2 Revision 17



Pin Number         AGLP030 Function           H14         IO45RSB1           H15         IO43RSB1           J1         GEA0/IO107RSB3           J2         IO105RSB3           J3         IO104RSB3           J4         IO102RSB3           J6         VCCIB3           J7         GND           J8         VCC           J9         GND           J10         VCCIB1           J12         NC           J13         NC           J14         IO52RSB1           K1         IO103RSB3           K2         IO101RSB3           K3         IO99RSB3           K4         IO100RSB3           K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           L1         IO96RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC </th <th>(</th> <th>CS201</th>	(	CS201
H15 IO43RSB1 J1 GEA0/IO107RSB3 J2 IO105RSB3 J3 IO104RSB3 J4 IO102RSB3 J6 VCCIB3 J7 GND J8 VCC J9 GND J10 VCCIB1 J12 NC J13 NC J14 IO52RSB1 J15 IO50RSB1 K1 IO103RSB3 K2 IO101RSB3 K3 IO99RSB3 K4 IO100RSB3 K4 IO100RSB3 K6 GND K7 VCCIB2 K8 VCCIB2 K9 VCCIB2 K10 VCCIB1 K11 IO55RSB1 K11 IO103RSB3 K2 IO101RSB3 K3 IO99RSB3 K4 IO100RSB3 K4 IO100RSB3 K5 IO50RSB1 K1 IO100RSB3 K6 GND K7 VCCIB2 K10 VCCIB2 K10 VCCIB2 K10 IO55RSB1 K11 IO55RSB1 K11 IO55RSB1 K11 IO55RSB1 K11 IO55RSB1 K12 NC K13 IO57RSB1 K14 IO49RSB1 K15 IO53RSB1 L1 IO96RSB3 L2 IO98RSB3 L3 IO95RSB3 L4 IO94RSB3 L1 IO95RSB3	Pin Number	
J1         GEA0/IO107RSB3           J2         IO105RSB3           J3         IO104RSB3           J4         IO102RSB3           J6         VCCIB3           J7         GND           J8         VCC           J9         GND           J10         VCCIB1           J12         NC           J13         NC           J14         IO52RSB1           J15         IO50RSB1           K1         IO103RSB3           K2         IO101RSB3           K3         IO99RSB3           K4         IO100RSB3           K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K1         IO96RSB3           L1         IO96RSB3           L2         IO98RSB3           L4         IO94RSB3           L1         IO94RSB3           L1         IO94RSB3           L1         IO94RSB3           L1         IO94RSB3	H14	IO45RSB1
J2 IO105RSB3  J3 IO104RSB3  J4 IO102RSB3  J6 VCCIB3  J7 GND  J8 VCC  J9 GND  J10 VCCIB1  J12 NC  J13 NC  J14 IO52RSB1  J15 IO50RSB1  K1 IO103RSB3  K2 IO101RSB3  K3 IO99RSB3  K4 IO100RSB3  K6 GND  K7 VCCIB2  K8 VCCIB2  K9 VCCIB2  K10 VCCIB1  K12 NC  K13 IO57RSB1  K14 IO49RSB1  K15 IO53RSB1  K15 IO53RSB1  K16 IO59RSB3  L1 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L4 IO94RSB3  L1 IO94RSB3	H15	IO43RSB1
J3 IO104RSB3  J4 IO102RSB3  J6 VCCIB3  J7 GND  J8 VCC  J9 GND  J10 VCCIB1  J12 NC  J13 NC  J14 IO52RSB1  J15 IO50RSB1  K1 IO103RSB3  K2 IO101RSB3  K2 IO101RSB3  K3 IO99RSB3  K4 IO100RSB3  K6 GND  K7 VCCIB2  K8 VCCIB2  K9 VCCIB2  K10 VCCIB1  K12 NC  K13 IO57RSB1  K14 IO49RSB1  K15 IO53RSB1  K16 IO59RSB1  K17 VCCIB2  K10 VCCIB2  K10 VCCIB2  K10 VCCIB1  K110 IO57RSB1  K111 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L4 IO94RSB3  L1 IO94RSB3	J1	GEA0/IO107RSB3
J4 IO102RSB3  J6 VCCIB3  J7 GND  J8 VCC  J9 GND  J10 VCCIB1  J12 NC  J13 NC  J14 IO52RSB1  J15 IO50RSB1  K1 IO103RSB3  K2 IO101RSB3  K2 IO101RSB3  K3 IO99RSB3  K4 IO100RSB3  K6 GND  K7 VCCIB2  K8 VCCIB2  K9 VCCIB2  K10 VCCIB1  K12 NC  K13 IO57RSB1  K14 IO49RSB1  K15 IO53RSB1  L1 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L12 NC  L13 NC	J2	IO105RSB3
J6         VCCIB3           J7         GND           J8         VCC           J9         GND           J10         VCCIB1           J12         NC           J13         NC           J14         IO52RSB1           K1         IO103RSB3           K2         IO101RSB3           K3         IO99RSB3           K4         IO100RSB3           K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	J3	IO104RSB3
J7 GND  J8 VCC  J9 GND  J10 VCCIB1  J12 NC  J13 NC  J14 IO52RSB1  J15 IO50RSB1  K1 IO103RSB3  K2 IO101RSB3  K3 IO99RSB3  K4 IO100RSB3  K6 GND  K7 VCCIB2  K8 VCCIB2  K9 VCCIB2  K10 VCCIB1  K12 NC  K13 IO57RSB1  K14 IO49RSB1  K15 IO53RSB1  L1 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L12 NC  L13 NC	J4	IO102RSB3
J8 VCC  J9 GND  J10 VCCIB1  J12 NC  J13 NC  J14 IO52RSB1  J15 IO50RSB1  K1 IO103RSB3  K2 IO101RSB3  K3 IO99RSB3  K4 IO100RSB3  K6 GND  K7 VCCIB2  K8 VCCIB2  K9 VCCIB2  K10 VCCIB1  K12 NC  K13 IO57RSB1  K14 IO49RSB1  K15 IO53RSB1  L1 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L12 NC  L13 NC	J6	VCCIB3
J9 GND  J10 VCCIB1  J12 NC  J13 NC  J14 IO52RSB1  J15 IO50RSB1  K1 IO103RSB3  K2 IO101RSB3  K3 IO99RSB3  K4 IO100RSB3  K6 GND  K7 VCCIB2  K8 VCCIB2  K9 VCCIB2  K9 VCCIB2  K10 VCCIB1  K12 NC  K13 IO53RSB1  K14 IO49RSB1  K15 IO53RSB1  L1 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L12 NC  L13 NC	J7	GND
J10         VCCIB1           J12         NC           J13         NC           J14         IO52RSB1           J15         IO50RSB1           K1         IO103RSB3           K2         IO101RSB3           K3         IO99RSB3           K4         IO100RSB3           K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	J8	VCC
J12         NC           J13         NC           J14         IO52RSB1           J15         IO50RSB1           K1         IO103RSB3           K2         IO101RSB3           K3         IO99RSB3           K4         IO100RSB3           K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	J9	GND
J13         NC           J14         IO52RSB1           J15         IO50RSB1           K1         IO103RSB3           K2         IO101RSB3           K3         IO99RSB3           K4         IO100RSB3           K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	J10	VCCIB1
J14         IO52RSB1           J15         IO50RSB1           K1         IO103RSB3           K2         IO101RSB3           K3         IO99RSB3           K4         IO100RSB3           K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	J12	NC
J15 IO50RSB1  K1 IO103RSB3  K2 IO101RSB3  K3 IO99RSB3  K4 IO100RSB3  K6 GND  K7 VCCIB2  K8 VCCIB2  K9 VCCIB2  K10 VCCIB1  K12 NC  K13 IO57RSB1  K14 IO49RSB1  K15 IO53RSB1  L1 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L12 NC  L13 NC	J13	NC
K1       IO103RSB3         K2       IO101RSB3         K3       IO99RSB3         K4       IO100RSB3         K6       GND         K7       VCCIB2         K8       VCCIB2         K9       VCCIB2         K10       VCCIB1         K12       NC         K13       IO57RSB1         K14       IO49RSB1         K15       IO53RSB1         L1       IO96RSB3         L2       IO98RSB3         L3       IO95RSB3         L4       IO94RSB3         L12       NC         L13       NC	J14	IO52RSB1
K2       IO101RSB3         K3       IO99RSB3         K4       IO100RSB3         K6       GND         K7       VCCIB2         K8       VCCIB2         K9       VCCIB2         K10       VCCIB1         K12       NC         K13       IO57RSB1         K14       IO49RSB1         K15       IO53RSB1         L1       IO96RSB3         L2       IO98RSB3         L3       IO95RSB3         L4       IO94RSB3         L12       NC         L13       NC	J15	IO50RSB1
K3       IO99RSB3         K4       IO100RSB3         K6       GND         K7       VCCIB2         K8       VCCIB2         K9       VCCIB2         K10       VCCIB1         K12       NC         K13       IO57RSB1         K14       IO49RSB1         K15       IO53RSB1         L1       IO96RSB3         L2       IO98RSB3         L3       IO95RSB3         L4       IO94RSB3         L12       NC         L13       NC	K1	IO103RSB3
K4       IO100RSB3         K6       GND         K7       VCCIB2         K8       VCCIB2         K9       VCCIB2         K10       VCCIB1         K12       NC         K13       IO57RSB1         K14       IO49RSB1         K15       IO53RSB1         L1       IO96RSB3         L2       IO98RSB3         L3       IO95RSB3         L4       IO94RSB3         L12       NC         L13       NC	K2	IO101RSB3
K6         GND           K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	K3	IO99RSB3
K7         VCCIB2           K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	K4	IO100RSB3
K8         VCCIB2           K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	K6	GND
K9         VCCIB2           K10         VCCIB1           K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	K7	VCCIB2
K10     VCCIB1       K12     NC       K13     IO57RSB1       K14     IO49RSB1       K15     IO53RSB1       L1     IO96RSB3       L2     IO98RSB3       L3     IO95RSB3       L4     IO94RSB3       L12     NC       L13     NC	K8	VCCIB2
K12         NC           K13         IO57RSB1           K14         IO49RSB1           K15         IO53RSB1           L1         IO96RSB3           L2         IO98RSB3           L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	K9	VCCIB2
K13     IO57RSB1       K14     IO49RSB1       K15     IO53RSB1       L1     IO96RSB3       L2     IO98RSB3       L3     IO95RSB3       L4     IO94RSB3       L12     NC       L13     NC	K10	VCCIB1
K14     IO49RSB1       K15     IO53RSB1       L1     IO96RSB3       L2     IO98RSB3       L3     IO95RSB3       L4     IO94RSB3       L12     NC       L13     NC	K12	NC
K15 IO53RSB1 L1 IO96RSB3 L2 IO98RSB3 L3 IO95RSB3 L4 IO94RSB3 L12 NC L13 NC	K13	IO57RSB1
L1 IO96RSB3  L2 IO98RSB3  L3 IO95RSB3  L4 IO94RSB3  L12 NC  L13 NC	K14	IO49RSB1
L2     IO98RSB3       L3     IO95RSB3       L4     IO94RSB3       L12     NC       L13     NC	K15	IO53RSB1
L3         IO95RSB3           L4         IO94RSB3           L12         NC           L13         NC	L1	IO96RSB3
L4         IO94RSB3           L12         NC           L13         NC	L2	IO98RSB3
L12 NC L13 NC	L3	IO95RSB3
L13 NC	L4	IO94RSB3
	L12	NC
L14 IO51RSB1	L13	NC
	L14	IO51RSB1

CS201				
Pin Number	AGLP030 Function			
L15	IO58RSB1			
M1	IO93RSB3			
M2	IO92RSB3			
M3	IO97RSB3			
M4	GND			
M5	NC			
M6	IO79RSB2			
M7	IO77RSB2			
M8	IO72RSB2			
M9	IO70RSB2			
M10	IO61RSB2			
M11	IO59RSB2			
M12	GND			
M13	NC			
M14	IO55RSB1			
M15	IO56RSB1			
N1	NC			
N2	NC			
N3	GND			
N4	NC			
N5	IO88RSB2			
N6	IO81RSB2			
N7	IO75RSB2			
N8	IO68RSB2			
N9	IO66RSB2			
N10	IO65RSB2			
N11	IO71RSB2			
N12	IO63RSB2			
N13	GND			
N14	TDO			
N15	VJTAG			
P1	NC			
P2	NC			
P3	NC			
P4	NC			

C	S201
<b>.</b>	AGLP030
Pin Number	Function
P5	IO87RSB2
P6	IO86RSB2
P7	IO84RSB2
P8	IO80RSB2
P9	IO74RSB2
P10	IO73RSB2
P11	IO76RSB2
P12	IO67RSB2
P13	IO64RSB2
P14	VPUMP
P15	TRST
R1	NC
R2	NC
R3	IO91RSB2
R4	FF/IO90RSB2
R5	IO89RSB2
R6	IO83RSB2
R7	IO82RSB2
R8	IO85RSB2
R9	IO78RSB2
R10	IO69RSB2
R11	IO62RSB2
R12	IO60RSB2
R13	TMS
R14	TDI
R15	TCK



	CS289
	AGLP030
Pin Number	Function
P2	NC
P3	GND
P4	NC
P5	NC
P6	IO87RSB2
P7	IO80RSB2
P8	GND
P9	IO72RSB2
P10	IO67RSB2
P11	IO61RSB2
P12	NC
P13	VCCIB2
P14	NC
P15	IO60RSB2
P16	IO62RSB2
P17	VJTAG
R1	GND
R2	IO91RSB2
R3	NC
R4	NC
R5	NC
R6	VCCIB2
R7	IO83RSB2
R8	IO78RSB2
R9	IO74RSB2
R10	IO70RSB2
R11	GND
R12	NC
R13	NC
R14	NC
R15	NC
R16	TMS
R17	TRST
T1	IO92RSB3
T2	IO89RSB2
Т3	NC
T4	GND

(	CS289	
Pin Number	AGLP030 Function	
T5	NC	
T6	IO84RSB2	
T7	IO81RSB2	
Т8	IO76RSB2	
Т9	VCCIB2	
T10	IO69RSB2	
T11	IO65RSB2	
T12	IO64RSB2	
T13	NC	
T14	GND	
T15	NC	
T16	TDI	
T17	TDO	
U1	FF/IO90RSB2	
U2	GND	
U3	NC	
U4	IO88RSB2	
U5	IO86RSB2	
U6	IO82RSB2	
U7	GND	
U8	IO75RSB2	
U9	IO73RSB2	
U10	IO68RSB2	
U11	IO66RSB2	
U12	GND	
U13	NC	
U14	NC	
U15	NC	
U16	TCK	
U17	VPUMP	



### Datasheet Information

Revision	Changes	Page
Revision 13 (June 2012)	Figure 2-30 • FIFO Read and Figure 2-31 • FIFO Write have been added (SAR 34843).	2-73
	Updated the terminology used in Timing Characteristics in the following tables: Table 2-96 • FIFO and Table 2-97 • FIFO (SAR 38236).	2-76
	The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions and Packaging" section: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38320). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement.	3-1
Ordering Information" section. The trademarked Licensed DPA Logo identifies the product is covered by a DPA counter-measures license from Cryptography Rese (SAR 34724).  The "Specifying I/O States During Programming" section is new (SAR 34695).  The following sentence was removed from the "Advanced Architecture" section: "In addition, extensive on-chip programming circuitry allows for rapid, single-vol	I, 1-2	
	The Y security option and Licensed DPA Logo were added to the "IGLOO PLUS Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 34724).	III
	The "Specifying I/O States During Programming" section is new (SAR 34695).	1-7
	The following sentence was removed from the "Advanced Architecture" section: "In addition, extensive on-chip programming circuitry allows for rapid, single-voltage (3.3 V) programming of IGLOO PLUS devices via an IEEE 1532 JTAG interface" (SAR 34684).	1-3

5-2 Revision 17



Revision	Changes	Page
Revision 12 (continued)	The reference to guidelines for global spines and VersaTile rows, given in the "Global Clock Contribution—P <sub>CLOCK</sub> " section, was corrected to the "Spine Architecture" section of the Global Resources chapter in the <i>IGLOO PLUS FPGA Fabric User's Guide</i> (SAR 34733).	2-12
	$t_{\text{DOUT}}$ was corrected to $t_{\text{DIN}}$ in Figure 2-4 • Input Buffer Timing Model and Delays (example) (SAR 37107).	2-16
	The AC Loading figures in the "Single-Ended I/O Characteristics" section were updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 34887).	2-27
	Minimum pulse width High and Low values were added to the tables in the "Global Tree Timing Characteristics" section. The maximum frequency for global clock parameter was removed from these tables because a frequency on the global is only an indication of what the global network can do. There are other limiters such as the SRAM, I/Os, and PLL. SmartTime software should be used to determine the design frequency (SAR 36963).	2-58
	Table 2-90 • IGLOO PLUS CCC/PLL Specification and Table 2-91 • IGLOO PLUS CCC/PLL Specification were updated. A note was added to both tables indicating that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 34820).	2-61, 2-62
	The value for serial clock was missing from these tables and has been restored. The value and units for input cycle-to-cycle jitter were incorrect and have been restored. The note to Table 2-90 • IGLOO PLUS CCC/PLL Specification giving specifications for which measurements done was corrected from VCC/VCCPLL = 1.14 V to VCC/VCCPLL = 1.425 V. The Delay Range in Block: Programmable Delay 2 value in Table 2-91 • IGLOO PLUS CCC/PLL Specification was corrected from 0.025 to 0.863 (SAR 37058).	
	Figure 2-28 • Write Access after Read onto Same Address was deleted. Reference was made to a new application note, <i>Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs</i> , which covers these cases in detail (SAR 34868).	2-65,
	The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-32 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SAR 35748).	2-68, 2-74, 2-76
	The "Pin Descriptions and Packaging" chapter has been added (SAR 34769).	3-1
	Package names used in the "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34769).	4-1
Revision 11 (July 2010)	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "IGLOO PLUS Device Status" table indicates the status for each device in the family.	N/A
	The "Reprogrammable Flash Technology" section was revised to add "250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System Performance."	I
	The "I/Os with Advanced I/O Standards" section was revised to add definitions for hot-swap and cold-sparing.	1-6
	Conditional statements regarding hot insertion were removed from the description of VI in Table 2-1 • Absolute Maximum Ratings, since all IGLOO PLUS devices are hot insertion enabled.	2-1