

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 1584 |
| Total RAM Bits | 18432 |
| Number of I/O | 137 |
| Number of Gates | 60000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 176-TQFP |
| Supplier Device Package | 176-VQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/aglp060v5-vqg176 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IGLOO PLUS Ordering Information



2. "G" indicates RoHS-compliant packages.





Note: *Not supported by AGLP030 devices

Figure 1-1 • IGLOO PLUS Device Architecture Overview with Four I/O Banks (AGLP030, AGLP060, and AGLP125)

Flash*Freeze Technology

The IGLOO PLUS device has an ultra-low power static mode, called Flash*Freeze mode, which retains all SRAM and register information and can still quickly return to normal operation. Flash*Freeze technology enables the user to quickly (within 1 μ s) enter and exit Flash*Freeze mode by activating the Flash*Freeze pin while all power supplies are kept at their original values. In addition, I/Os and global I/Os can still be driven and can be toggling without impact on power consumption, clocks can still be driven or can be toggling without impact on power consumption, and the device retains all core registers, SRAM information, and I/O states. I/Os can be individually configured to either hold their previous state or be tristated during Flash*Freeze mode. Alternatively, they can be set to a certain state using weak pull-up or pull-down I/O attribute configuration. No power is consumed by the I/O banks, clocks, JTAG pins, or PLL, and the device consumes as little as 5 μ W in this mode.

Flash*Freeze technology allows the user to switch to Active mode on demand, thus simplifying the power management of the device.

The Flash*Freeze pin (active low) can be routed internally to the core to allow the user's logic to decide when it is safe to transition to this mode. Refer to Figure 1-2 for an illustration of entering/exiting Flash*Freeze mode. It is also possible to use the Flash*Freeze pin as a regular I/O if Flash*Freeze mode usage is not planned.



Figure 1-2 • IGLOO PLUS Flash*Freeze Mode

| Product Grade | Programming Cycles | Program Retention (biased/unbiased) | Maximum Storage Temperature T _{STG} (°C) ² | Maximum Operating Junction Temperature T _J (°C) ² |
|------------------|-----------------------|---|--|---|
| Commercial | 500 | 20 years | 110 | 100 |
| Industrial | 500 | 20 years | 110 | 100 |

Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature ¹

Notes:

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.

2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 for device operating conditions and absolute limits.

| Table 2-4 • Overshoot and Undershoot Limits |
|---|
|---|

| vcci | Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ² | Maximum Overshoot/ Undershoot ² |
|---------------|---|---|
| 2.7 V or less | 10% | 1.4 V |
| | 5% | 1.49 V |
| 3 V | 10% | 1.1 V |
| | 5% | 1.19 V |
| 3.3 V | 10% | 0.79 V |
| | 5% | 0.88 V |
| 3.6 V | 10% | 0.45 V |
| | 5% | 0.54 V |

Notes:

1. Based on reliability requirements at 85°C.

2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO PLUS device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4.

There are five regions to consider during power-up.

IGLOO PLUS I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 and Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.2 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.1 V Ramping up (V2 devices): 0.75 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.65 V < trip_point_down < 0.95 V

VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.1 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.0 V



IGLOO PLUS DC and Switching Characteristics

Ramping up (V2 devices): 0.65 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.55 V < trip_point_down < 0.95 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper powerup behavior. Power ramp-up should be monotonic at least until VCC and VCCPLX exceed brownout activation levels (see Figure 2-1 and Figure 2-2 on page 2-5 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels ($0.75 V \pm 0.25 V$ for V5 devices, and $0.75 V \pm 0.2 V$ for V2 devices), the PLL output lock signal goes Low and/or the output clock is lost. Refer to the "Brownout Voltage" section in the "Power-Up/-Down Behavior of Low Power Flash Devices" chapter of the *IGLOO PLUS Device Family User's Guide* for information on clock and lock recovery.

Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers
- 3. Output buffers, after 200 ns delay from input buffer activation

To make sure the transition from input buffers to output buffers is clean, ensure that there is no path longer than 100 ns from input buffer to output buffer in your design.



Figure 2-1 • V5 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

Microsemi

IGLOO PLUS DC and Switching Characteristics

Table 2-12 • Quiescent Supply Current (IDD), No IGLOO PLUS Flash*Freeze Mode ¹

| | Core Voltage | AGLP030 | AGLP060 | AGLP125 | Units |
|---|---------------|---------|---------|---------|-------|
| ICCA Current ² | | | | | |
| Typical (25°C) | 1.2 V | 6 | 10 | 13 | μA |
| | 1.5 V | 16 | 20 | 28 | μA |
| ICCI or IJTAG Current | | | - | - | |
| VCCI / VJTAG = 1.2 V (per bank) Typical (25°C) | 1.2 V | 1.7 | 1.7 | 1.7 | μA |
| VCCI / VJTAG = 1.5 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 1.8 | 1.8 | 1.8 | μA |
| VCCI / VJTAG = 1.8 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 1.9 | 1.9 | 1.9 | μA |
| VCCI / VJTAG = 2.5 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 2.2 | 2.2 | 2.2 | μA |
| VCCI / VJTAG = 3.3 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 2.5 | 2.5 | 2.5 | μA |

Notes:

IDD = N_{BANKS} * ICCI + ICCA. JTAG counts as one bank when powered.
 Includes VCC, VCCPLL, and VPUMP currents.

Combinatorial Cells Contribution—P_{C-CELL}

 $P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * PAC7 * F_{CLK}$

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 α_{1} is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-19 on page 2-14.

 $\mathsf{F}_{\mathsf{CLK}}$ is the global clock signal frequency.

Routing Net Contribution—P_{NET}

 $P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * PAC8 * F_{CLK}$

 $N_{S\text{-}CELL}$ is the number of VersaTiles used as sequential modules in the design.

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 α_{1} is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-19 on page 2-14.

 $\mathsf{F}_{\mathsf{CLK}}$ is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

 $P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * P_{AC9} * F_{CLK}$

N_{INPUTS} is the number of I/O input buffers used in the design.

 α_2 is the I/O buffer toggle rate—guidelines are provided in Table 2-19 on page 2-14.

 F_{CLK} is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * PAC10 * F_{CLK}$

N_{OUTPUTS} is the number of I/O output buffers used in the design.

 α_2 is the I/O buffer toggle rate—guidelines are provided in Table 2-19 on page 2-14.

 β_1 is the I/O buffer enable rate—guidelines are provided in Table 2-20 on page 2-14.

F_{CLK} is the global clock signal frequency.

RAM Contribution—P_{MEMORY}

 $\mathsf{P}_{\mathsf{MEMORY}} = \mathsf{P}_{\mathsf{AC11}} * \mathsf{N}_{\mathsf{BLOCKS}} * \mathsf{F}_{\mathsf{READ-CLOCK}} * \beta_2 + \mathsf{PAC12} * \mathsf{N}_{\mathsf{BLOCK}} * \mathsf{F}_{\mathsf{WRITE-CLOCK}} * \beta_3$

N_{BLOCKS} is the number of RAM blocks used in the design.

 $\mathsf{F}_{\mathsf{READ-CLOCK}}$ is the memory read clock frequency.

 β_2 is the RAM enable rate for read operations.

F_{WRITE-CLOCK} is the memory write clock frequency.

 β_3 is the RAM enable rate for write operations—guidelines are provided in Table 2-20 on page 2-14.

PLL Contribution—PPLL

 $P_{PLL} = PDC4 + PAC1_3 * F_{CLKOUT}$

F_{CLKOUT} is the output clock frequency.¹

Guidelines

Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:

If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution (P_{AC13}* F_{CLKOUT} product) to the total PLL contribution.

User I/O Characteristics

Timing Model



Figure 2-3 • Timing Model

Operating Conditions: STD Speed, Commercial Temperature Range (T_J = 70°C), Worst-Case VCC = 1.425 V, for DC 1.5 V Core Voltage, Applicable to V2 and V5 Devices

IGLOO PLUS Low Power Flash FPGAs



Figure 2-5 • Output Buffer Model and Delays (example)

I/O Register Specifications



Fully Registered I/O Buffers with Asynchronous Preset

Figure 2-12 • Timing Model of Registered I/O Buffers with Asynchronous Preset

Microsemi.

IGLOO PLUS DC and Switching Characteristics

| Parameter Name | Parameter Definition | Measuring Nodes (from, to)* | |
|-----------------------|---|--------------------------------|--|
| t _{OCLKQ} | Clock-to-Q of the Output Data Register | HH, DOUT | |
| tosud | Data Setup Time for the Output Data Register | FF, HH | |
| t _{OHD} | Data Hold Time for the Output Data Register | FF, HH | |
| t _{OCLR2Q} | Asynchronous Clear-to-Q of the Output Data Register | LL, DOUT | |
| t _{OREMCLR} | Asynchronous Clear Removal Time for the Output Data Register | LL, HH | |
| tORECCLR | Asynchronous Clear Recovery Time for the Output Data Register | LL, HH | |
| t _{OECLKQ} | Clock-to-Q of the Output Enable Register | HH, EOUT | |
| t _{OESUD} | Data Setup Time for the Output Enable Register | JJ, HH | |
| t _{OEHD} | Data Hold Time for the Output Enable Register | JJ, HH | |
| t _{OECLR2Q} | Asynchronous Clear-to-Q of the Output Enable Register | II, EOUT | |
| t _{OEREMCLR} | Asynchronous Clear Removal Time for the Output Enable Register | II, HH | |
| t _{OERECCLR} | Asynchronous Clear Recovery Time for the Output Enable Register | II, HH | |
| t _{ICLKQ} | Clock-to-Q of the Input Data Register | AA, EE | |
| t _{ISUD} | Data Setup Time for the Input Data Register | CC, AA | |
| t _{IHD} | Data Hold Time for the Input Data Register | CC, AA | |
| t _{ICLR2Q} | Asynchronous Clear-to-Q of the Input Data Register | DD, EE | |
| t _{IREMCLR} | Asynchronous Clear Removal Time for the Input Data Register | DD, AA | |
| t _{IRECCLR} | Asynchronous Clear Recovery Time for the Input Data Register | DD, AA | |

Table 2-73 • Parameter Definition and Measuring Nodes

Note: *See Figure 2-13 on page 2-43 for more information.





Timing Characteristics 1.5 V DC Core Voltage

Table 2-82 • Register Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|---------------------|---|------|-------|
| t _{CLKQ} | Clock-to-Q of the Core Register | 0.89 | ns |
| t _{SUD} | Data Setup Time for the Core Register | 0.81 | ns |
| t _{HD} | Data Hold Time for the Core Register | 0.00 | ns |
| t _{SUE} | Enable Setup Time for the Core Register | 0.73 | ns |
| t _{HE} | Enable Hold Time for the Core Register | 0.00 | ns |
| t _{CLR2Q} | Asynchronous Clear-to-Q of the Core Register | 0.60 | ns |
| t _{PRE2Q} | Asynchronous Preset-to-Q of the Core Register | 0.62 | ns |
| t _{REMCLR} | Asynchronous Clear Removal Time for the Core Register | 0.00 | ns |
| t _{RECCLR} | Asynchronous Clear Recovery Time for the Core Register | 0.24 | ns |
| t _{REMPRE} | Asynchronous Preset Removal Time for the Core Register | 0.00 | ns |
| t _{RECPRE} | Asynchronous Preset Recovery Time for the Core Register | 0.23 | ns |
| t _{WCLR} | Asynchronous Clear Minimum Pulse Width for the Core Register | 0.30 | ns |
| t _{WPRE} | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.30 | ns |
| t _{CKMPWH} | Clock Minimum Pulse Width High for the Core Register | 0.56 | ns |
| t _{CKMPWL} | Clock Minimum Pulse Width Low for the Core Register | 0.56 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Microsemi.

IGLOO PLUS DC and Switching Characteristics

1.2 V DC Core Voltage

Table 2-83 • Register Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

| Parameter | Description | Std. | Units |
|---------------------|---|------|-------|
| t _{CLKQ} | Clock-to-Q of the Core Register | 1.61 | ns |
| t _{SUD} | Data Setup Time for the Core Register | 1.17 | ns |
| t _{HD} | Data Hold Time for the Core Register | 0.00 | ns |
| t _{SUE} | Enable Setup Time for the Core Register | 1.29 | ns |
| t _{HE} | Enable Hold Time for the Core Register | 0.00 | ns |
| t _{CLR2Q} | Asynchronous Clear-to-Q of the Core Register | 0.87 | ns |
| t _{PRE2Q} | Asynchronous Preset-to-Q of the Core Register | 0.89 | ns |
| t _{REMCLR} | Asynchronous Clear Removal Time for the Core Register | 0.00 | ns |
| t _{RECCLR} | Asynchronous Clear Recovery Time for the Core Register | 0.24 | ns |
| t _{REMPRE} | Asynchronous Preset Removal Time for the Core Register | 0.00 | ns |
| t _{RECPRE} | Asynchronous Preset Recovery Time for the Core Register | 0.24 | ns |
| t _{WCLR} | Asynchronous Clear Minimum Pulse Width for the Core Register | 0.46 | ns |
| t _{WPRE} | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.46 | ns |
| t _{CKMPWH} | Clock Minimum Pulse Width High for the Core Register | 0.95 | ns |
| t _{CKMPWL} | Clock Minimum Pulse Width Low for the Core Register | 0.95 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

Global Resource Characteristics

AGLP125 Clock Tree Topology

Clock delays are device-specific. Figure 2-21 is an example of a global tree used for clock routing. The global tree presented in Figure 2-21 is driven by a CCC located on the west side of the AGLP125 device. It is used to drive all D-flip-flops in the device.



Figure 2-21 • Example of Global Tree Use in an AGLP125 Device for Clock Routing

Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-90 • IGLOO PLUS CCC/PLL Specification

For IGLOO PLUS V2 or V5 devices, 1.5 V DC Core Supply Voltage

| Parameter | Min. | Тур. | Max. | Units |
|---|-------------|---|-------------|---------------|
| Clock Conditioning Circuitry Input Frequency fIN_CCC | 1.5 | | 250 | MHz |
| Clock Conditioning Circuitry Output Frequency f _{OUT_CCC} | 0.75 | | 250 | MHz |
| Delay Increments in Programmable Delay Blocks ^{1, 2} | | 360 ³ | | ps |
| Number of Programmable Values in Each Programmable Delay Block | | | 32 | |
| Serial Clock (SCLK) for Dynamic PLL ^{4,5} | | | 100 | MHz |
| Input Cycle-to-Cycle Jitter (peak magnitude) | | | 1 | ns |
| Acquisition Time | | | | |
| LockControl = 0 | | | 300 | μs |
| LockControl = 1 | | | 6.0 | ms |
| Tracking Jitter ⁶ | | | | |
| LockControl = 0 | | | 2.5 | ns |
| LockControl = 1 | | | 1.5 | ns |
| Output Duty Cycle | 48.5 | | 51.5 | % |
| Delay Range in Block: Programmable Delay 1 ^{1, 2} | 1.25 | | 15.65 | ns |
| Delay Range in Block: Programmable Delay 2 ^{1, 2} | 0.469 | | 15.65 | ns |
| Delay Range in Block: Fixed Delay ^{1, 2} | | 3.5 | | ns |
| VCO Output Peak-to-Peak Period Jitter F _{CCC OUT} ⁷ | | Maximum Peak-to-Peak Period Jitter ^{7,8,9} | | |
| | $SSO \le 2$ | $SSO \leq 4$ | $SSO \le 8$ | $SSO \leq 16$ |
| 0.75 MHz to 50 MHz | 0.50% | 0.60% | 0.80% | 1.20% |
| 50 MHz to 250 MHz | 2.50% | 4.00% | 6.00% | 12.00% |

Notes:

1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-6 for deratings.

2. $T_J = 25^{\circ}C$, VCC = 1.5 V

- 3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
- 4. Maximum value obtained for a STD speed grade device in Worst Case Commercial Conditions. For specific junction temperature and voltage supply, refer to Table 2-6 on page 2-6 and Table 2-7 on page 2-6 for derating values.
- 5. The AGLP030 device does not support a PLL.
- 6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 7. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the per cent jitter. The VCO jitter (in ps) applies to CCC_OUT regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, regardless of the output divider settings.
- 8. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate, VCC/VCCPLL = 1.425 V, VCCI = 3.3 V, VQ/PQ/TQ type of packages, 20 pF load.
- 9. SSO are outputs that are synchronous to a single clock domain and have clock-to-out times that are within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO PLUS FPGA Fabric User's Guide.

🌜 Microsemi.

IGLOO PLUS DC and Switching Characteristics

Embedded SRAM and FIFO Characteristics

RAM4K9 **RAM512X18** RADDR8 **RD17** ADDRA11 DOUTA8 RADDR7 RD16 DOUTA7 ADDRA10 -٠ . . ٠ DOUTAO ADDRA0 RADDR0 RD0 DINA8 DINA7 . RW1 RW0 DINA0 WIDTHA1 WIDTHA0 PIPE PIPEA WMODEA BLKA d REN WENA O RCLK CLKA ADDRB11 DOUTB8 WADDR8 ADDRB10 DOUTB7 WADDR7 ٠ ٠ ADDRB0 DOUTBO WADDR0 WD17 WD16 DINB8 DINB7 • WD0 . DINB0 WW1 ŴŴŎ WIDTHB1 WIDTHB0 PIPEB WMODEB BLKB -d WEN WENB d **DWCLK CLKB** RESET RESET

SRAM

Figure 2-23 • RAM Models



Pin Descriptions and Packaging

JTAG Pins

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

тск

Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pullup/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements. Refer to Table 3-2 for more information.

| Table 3-2 • Recommended Tie-Off Values for the TCK and TRST Pin | s |
|---|---|
|---|---|

| VJTAG | Tie-Off Resistance |
|----------------|------------------------------|
| VJTAG at 3.3 V | 200 Ω to 1 kΩ |
| VJTAG at 2.5 V | 200 Ω to 1 kΩ |
| VJTAG at 1.8 V | 500 Ω to 1 k Ω |
| VJTAG at 1.5 V | 500 Ω to 1 kΩ |

Notes:

- 1. Equivalent parallel resistance if more than one device is on the JTAG chain
- 2. The TCK pin can be pulled up/down.
- 3. The TRST pin is pulled down.

TDI

Test Data Input

Test Data Output

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

TMS

Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST

Boundary Scan Reset Pin

The TRST pin functions as an active-low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 3-2 and must satisfy the parallel resistance value requirement. The values in Table 3-2 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements.



Package Pin Assignments

| VQ128 | | VQ128 | | | VQ128 | | |
|------------|---------------------|------------|---------------------|------------|---------------------|--|--|
| Pin Number | AGLP030 Function | Pin Number | AGLP030 Function | Pin Number | AGLP030 Function | | |
| 1 | IO119RSB3 | 36 | IO88RSB2 | 71 | IO57RSB1 | | |
| 2 | IO118RSB3 | 37 | IO86RSB2 | 72 | VCCIB1 | | |
| 3 | IO117RSB3 | 38 | IO84RSB2 | 73 | GND | | |
| 4 | IO115RSB3 | 39 | IO83RSB2 | 74 | IO55RSB1 | | |
| 5 | IO116RSB3 | 40 | GND | 75 | IO54RSB1 | | |
| 6 | IO113RSB3 | 41 | VCCIB2 | 76 | IO53RSB1 | | |
| 7 | IO114RSB3 | 42 | IO82RSB2 | 77 | IO52RSB1 | | |
| 8 | GND | 43 | IO81RSB2 | 78 | IO51RSB1 | | |
| 9 | VCCIB3 | 44 | IO79RSB2 | 79 | IO50RSB1 | | |
| 10 | IO112RSB3 | 45 | IO78RSB2 | 80 | IO49RSB1 | | |
| 11 | IO111RSB3 | 46 | IO77RSB2 | 81 | VCC | | |
| 12 | IO110RSB3 | 47 | IO75RSB2 | 82 | GDB0/IO48RSB1 | | |
| 13 | IO109RSB3 | 48 | IO74RSB2 | 83 | GDA0/IO47RSB1 | | |
| 14 | GEC0/IO108RSB3 | 49 | VCC | 84 | GDC0/IO46RSB1 | | |
| 15 | GEA0/IO107RSB3 | 50 | IO73RSB2 | 85 | IO45RSB1 | | |
| 16 | GEB0/IO106RSB3 | 51 | IO72RSB2 | 86 | IO44RSB1 | | |
| 17 | VCC | 52 | IO70RSB2 | 87 | IO43RSB1 | | |
| 18 | IO104RSB3 | 53 | IO69RSB2 | 88 | IO42RSB1 | | |
| 19 | IO103RSB3 | 54 | IO68RSB2 | 89 | VCCIB1 | | |
| 20 | IO102RSB3 | 55 | IO66RSB2 | 90 | GND | | |
| 21 | IO101RSB3 | 56 | IO65RSB2 | 91 | IO40RSB1 | | |
| 22 | IO100RSB3 | 57 | GND | 92 | IO41RSB1 | | |
| 23 | IO99RSB3 | 58 | VCCIB2 | 93 | IO39RSB1 | | |
| 24 | GND | 59 | IO63RSB2 | 94 | IO38RSB1 | | |
| 25 | VCCIB3 | 60 | IO61RSB2 | 95 | IO37RSB1 | | |
| 26 | IO97RSB3 | 61 | IO59RSB2 | 96 | IO36RSB1 | | |
| 27 | IO98RSB3 | 62 | ТСК | 97 | IO35RSB0 | | |
| 28 | IO95RSB3 | 63 | TDI | 98 | IO34RSB0 | | |
| 29 | IO96RSB3 | 64 | TMS | 99 | IO33RSB0 | | |
| 30 | IO94RSB3 | 65 | VPUMP | 100 | IO32RSB0 | | |
| 31 | IO93RSB3 | 66 | TDO | 101 | IO30RSB0 | | |
| 32 | IO92RSB3 | 67 | TRST | 102 | IO28RSB0 | | |
| 33 | IO91RSB2 | 68 | IO58RSB1 | 103 | IO27RSB0 | | |
| 34 | FF/IO90RSB2 | 69 | VJTAG | 104 | VCCIB0 | | |
| 35 | IO89RSB2 | 70 | IO56RSB1 | 105 | GND | | |

CS201



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

5 – Datasheet Information

List of Changes

The following table lists critical changes that were made in each revision of the IGLOO PLUS datasheet.

| Revision | Changes | Page |
|---------------------------------|--|---------------------------------|
| Revision 17 (December 2015) | Updated Commercial and Industrial temperature range to show junction temperature in "IGLOO PLUS Ordering Information" section and "Temperature Grade Offerings" section (SAR 73547). | 1-III, 1-IV |
| | Removed Ambient temperature parameter in Table 2-2 • Recommended Operating Conditions ^{1,2} (SAR 73547). | 2-2 |
| | Table notes are added to Table 2-2 • Recommended Operating Conditions ^{1,2} stating that: | 2-2 |
| | VMV pins must be connected to the corresponding VCCI pins. Software default junction temperature range in the Libero SoC software is set to 0°C to +70°C for commercial, and -40°C to +85°C for industrial. | |
| | Updated Table 2-5 • Package Thermal Resistivities (SAR 60078). | 2-6 |
| | Added 2 mA drive strength information in the following tables (SAR 57182): Table 2-36 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage Table 2-37 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage Table 2-38 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core | 2-28, 2-28, 2-28, 2-29 |
| | Voltage Table 2-39 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage | |
| | Fixed typo for "VQ128" section in "Package Pin Assignments" section | 4-1 |
| Revision 16 (December 2012) | The "IGLOO PLUS Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43175). | Ш |
| | The note in Table 2-90 • IGLOO PLUS CCC/PLL Specification and Table 2-91 • IGLOO PLUS CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42566). | 2-61, 2-62 |
| | Live at Power-Up (LAPU) has been replaced with 'Instant On'. | NA |
| Revision 15 (October 2012) | Values updated for IGLOO PLUS V2 or V5 Devices, 1.5 V Core Supply Voltage in Table 2-15 • Different Components Contributing to Dynamic Power Consumption in IGLOO PLUS Devices and for IGLOO PLUS V2 Devices, 1.2 V Core Supply Voltage in Table 2-17 • Different Components Contributing to Dynamic Power Consumption in IGLOO PLUS Devices (SAR 31988). Also added a new Note to the two tables. | 2-10, 2-11 |
| | Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 40277). | N/A |
| Revision 14 (September 2012) | The "Security" section was modified to clarify that Microsemi does not support read- back of programmed data. | 1-2 |

IGLOO PLUS Low Power Flash FPGAs

| Revision | Changes | Page |
|----------------------------|--|-------------------------|
| Revision 11 (continued) | The tables in the "Single-Ended I/O Characteristics" section were updated. Notes clarifying IIL and IIH were added. | 2-27 |
| | Tables for 3.3 V LVCMOS and 1.2 V LVCMOS wide range were added (SAR 79370, SAR 79353, and SAR 79366). | |
| | Notes in the wide range tables state that the minimum drive strength for any LVCMOS 3.3 V (or LVCMOS 1.2 V) software configuration when run in wide range is $\pm 100 \ \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 25700). | |
| | The following sentence was deleted from the "2.5 V LVCMOS" section: It uses a 5 V-tolerant input buffer and push-pull output buffer (SAR 24916). | 2-32 |
| | The tables in the "Input Register" section, "Output Register" section, and "Output Enable Register" section were updated. The tables in the "VersaTile Characteristics" section were updated. | 2-45 through 2-56 |
| | The following tables were updated in the "Global Tree Timing Characteristics" section: | 2-58 |
| | Table 2-85 • AGLP060 Global Resource (1.5 V) | |
| | Table 2-86 • AGLP125 Global Resource (1.5 V) | |
| | Table 2-88 • AGLP060 Global Resource (1.2 V) | |
| | Table 2-90 • IGLOO PLUS CCC/PLL Specification and Table 2-91 • IGLOO PLUS CCC/PLL Specification were revised (SAR 79388). VCO output jitter and maximum peak-to-peak jitter data were changed. Three notes were added to the table in connection with these changes. | 2-61 |
| | Figure 2-28 • Write Access after Write onto Same Address and Figure 2-29 • Write Access after Read onto Same Address were deleted. | N/A |
| | The tables in the "SRAM", "FIFO" and "Embedded FlashROM Characteristics" sections were updated. | 2-68, 2-78 |