

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3120
Total RAM Bits	36864
Number of I/O	212
Number of Gates	125000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	281-TFBGA, CSBGA
Supplier Device Package	281-CSP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/aglp125v2-cs281i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Note: *Not supported by AGLP030 devices

Figure 1-1 • IGLOO PLUS Device Architecture Overview with Four I/O Banks (AGLP030, AGLP060, and AGLP125)

Flash*Freeze Technology

The IGLOO PLUS device has an ultra-low power static mode, called Flash*Freeze mode, which retains all SRAM and register information and can still quickly return to normal operation. Flash*Freeze technology enables the user to quickly (within 1 μ s) enter and exit Flash*Freeze mode by activating the Flash*Freeze pin while all power supplies are kept at their original values. In addition, I/Os and global I/Os can still be driven and can be toggling without impact on power consumption, clocks can still be driven or can be toggling without impact on power consumption, and the device retains all core registers, SRAM information, and I/O states. I/Os can be individually configured to either hold their previous state or be tristated during Flash*Freeze mode. Alternatively, they can be set to a certain state using weak pull-up or pull-down I/O attribute configuration. No power is consumed by the I/O banks, clocks, JTAG pins, or PLL, and the device consumes as little as 5 μ W in this mode.

Flash*Freeze technology allows the user to switch to Active mode on demand, thus simplifying the power management of the device.

The Flash*Freeze pin (active low) can be routed internally to the core to allow the user's logic to decide when it is safe to transition to this mode. Refer to Figure 1-2 for an illustration of entering/exiting Flash*Freeze mode. It is also possible to use the Flash*Freeze pin as a regular I/O if Flash*Freeze mode usage is not planned.




Figure 1-2 • IGLOO PLUS Flash*Freeze Mode

1-4 Revision 17



IGLOO PLUS Device Family Overview

SRAM and FIFO

IGLOO PLUS devices (except AGLP030 devices) have embedded SRAM blocks along their north side. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in AGLP030 devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

IGLOO PLUS devices provide designers with very flexible clock conditioning circuit (CCC) capabilities. Each member of the IGLOO PLUS family contains six CCCs. One CCC (center west side) has a PLL. The AGLP030 device does not have a PLL or CCCs; it contains only inputs to six globals.

The six CCC blocks are located at the four corners and the centers of the east and west sides. One CCC (center west side) has a PLL.

The four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

- Wide input frequency range (f_{IN CCC}) = 1.5 MHz up to 250 MHz
- Output frequency range (f_{OUT CCC}) = 0.75 MHz up to 250 MHz
- · 2 programmable delay types for clock skew minimization
- · Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle = 50% ± 1.5% or better (for PLL only)
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used (for PLL only)
- Maximum acquisition time is 300 µs (for PLL only)
- Exceptional tolerance to input period jitter—allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases (for PLL only) is 40 ps × 250 MHz / f_{OUT CCC}

Global Clocking

IGLOO PLUS devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

I/Os with Advanced I/O Standards

The IGLOO PLUS family of FPGAs features a flexible I/O structure, supporting a range of voltages (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.0 V wide range, and 3.3 V). IGLOO PLUS FPGAs support many different I/O standards.

The I/Os are organized into four banks. All devices in IGLOO PLUS have four banks. The configuration of these banks determines the I/O standards supported.

1-6 Revision 17

Table 2-3 • Flash Programming Limits - Retention, Storage, and Operating Temperature 1

Product Grade	Programming Cycles	Program Retention (biased/unbiased)	Maximum Storage Temperature T _{STG} (°C) ²	Maximum Operating Junction Temperature T _J (°C) ²
Commercial	500	20 years	110	100
Industrial	500	20 years	110	100

Notes:

- 1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
- 2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 for device operating conditions and absolute limits.

Table 2-4 • Overshoot and Undershoot Limits 1

vccı	Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot ²
2.7 V or less	10%	1.4 V
	5%	1.49 V
3 V	10%	1.1 V
	5%	1.19 V
3.3 V	10%	0.79 V
	5%	0.88 V
3.6 V	10%	0.45 V
	5%	0.54 V

Notes:

- 1. Based on reliability requirements at 85°C.
- 2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO PLUS device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4.

There are five regions to consider during power-up.

IGLOO PLUS I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 and Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.2 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.1 V Ramping up (V2 devices): 0.75 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.65 V < trip_point_down < 0.95 V

VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.1 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.0 V



Table 2-22 • Summary of Maximum and Minimum DC Input Levels
Applicable to Commercial and Industrial Conditions

	Comn	nercial ¹	Indus	strial ²
	IIL ³	IIH ⁴	IIL ³	IIH ⁴
DC I/O Standards	μΑ	μA	μΑ	μΑ
3.3 V LVTTL / 3.3 V LVCMOS	10	10	15	15
3.3 V LVCMOS Wide Range	10	10	15	15
2.5 V LVCMOS	10	10	15	15
1.8 V LVCMOS	10	10	15	15
1.5 V LVCMOS	10	10	15	15
1.2 V LVCMOS ⁵	10	10	15	15
1.2 V LVCMOS Wide Range ⁵	10	10	15	15

Notes:

- 1. Commercial range (0°C < T_A < 70°C)
- 2. Industrial range $(-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C})$
- 3. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 5. Applicable to IGLOO PLUS V2 devices operating at VCCI 3 VCC.

Summary of I/O Timing Characteristics – Default I/O Software Settings

Table 2-23 • Summary of AC Measuring Points

Standard	Measuring Trip Point (Vtrip)
3.3 V LVTTL / 3.3 V LVCMOS	1.4 V
3.3 V LVCMOS Wide Range	1.4 V
2.5 V LVCMOS	1.2 V
1.8 V LVCMOS	0.90 V
1.5 V LVCMOS	0.75 V
1.2 V LVCMOS	0.60 V
1.2 V LVCMOS Wide Range	0.60 V

2-20 Revision 17

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-36 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_{.I} = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	3.94	0.18	0.85	1.15	0.66	4.02	3.46	1.82	1.87	ns
4 mA	STD	0.97	3.94	0.18	0.85	1.15	0.66	4.02	3.46	1.82	1.87	ns
6 mA	STD	0.97	3.20	0.18	0.85	1.15	0.66	3.27	2.94	2.04	2.27	ns
8 mA	STD	0.97	3.20	0.18	0.85	1.15	0.66	3.27	2.94	2.04	2.27	ns
12 mA	STD	0.97	2.72	0.18	0.85	1.15	0.66	2.78	2.57	2.20	2.53	ns
16 mA	STD	0.97	2.72	0.18	0.85	1.15	0.66	2.78	2.57	2.20	2.53	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-37 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	2.36	0.18	0.85	1.15	0.66	2.41	1.90	1.82	1.98	ns
4 mA	STD	0.97	2.36	0.18	0.85	1.15	0.66	2.41	1.90	1.82	1.98	ns
6 mA	STD	0.97	1.96	0.18	0.85	1.15	0.66	2.01	1.56	2.04	2.38	ns
8 mA	STD	0.97	1.96	0.18	0.85	1.15	0.66	2.01	1.56	2.04	2.38	ns
12 mA	STD	0.97	1.76	0.18	0.85	1.15	0.66	1.80	1.39	2.20	2.64	ns
16 mA	STD	0.97	1.76	0.18	0.85	1.15	0.66	1.80	1.39	2.20	2.64	ns

Notes:

- 1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 2. Software default selection highlighted in gray.

Applies to 1.2 V DC Core Voltage

Table 2-38 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.98	4.56	0.19	0.99	1.37	0.67	4.63	3.98	2.26	2.57	ns
4 mA	STD	0.98	4.56	0.19	0.99	1.37	0.67	4.63	3.98	2.26	2.57	ns
6 mA	STD	0.98	3.80	0.19	0.99	1.37	0.67	3.96	3.45	2.49	2.98	ns
8 mA	STD	0.98	3.80	0.19	0.99	137	0.67	3.86	3.45	2.49	2.98	ns
12 mA	STD	0.98	3.31	0.19	0.99	1.37	0.67	3.36	3.07	2.65	3.25	ns
16 mA	STD	0.98	3.31	0.19	0.99	1.37	0.67	3.36	3.07	2.65	3.25	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-28 Revision 17



Applies to 1.2 V DC Core Voltage

Table 2-44 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 μΑ	4 mA	STD	0.98	6.68	0.19	1.32	1.92	0.67	6.68	5.74	3.13	3.47	ns
100 μΑ	6 mA	STD	0.98	5.51	0.19	1.32	1.92	0.67	5.51	4.94	3.48	4.11	ns
100 μΑ	8 mA	STD	0.98	5.51	0.19	1.32	1.92	0.67	5.51	4.94	3.48	4.11	ns
100 μΑ	12 mA	STD	0.98	4.75	0.19	1.32	1.92	0.67	4.75	4.36	3.73	4.52	ns
100 μΑ	16 mA	STD	0.98	4.75	0.19	1.32	1.92	0.67	4.75	4.36	3.73	4.52	ns

Notes:

Table 2-45 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_{.I} = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 μΑ	4 mA	STD	0.98	4.16	0.19	1.32	1.92	0.67	4.16	3.32	3.12	3.66	ns
100 μΑ	6 mA	STD	0.98	3.54	0.19	1.32	1.92	0.67	3.54	2.79	3.48	4.31	ns
100 μΑ	8 mA	STD	0.98	3.54	0.19	1.32	1.92	0.67	3.54	2.79	3.48	4.31	ns
100 μΑ	12 mA	STD	0.98	3.21	0.19	1.32	1.92	0.67	3.21	2.52	3.73	4.73	ns
100 μΑ	16 mA	STD	0.98	3.21	0.19	1.32	1.92	0.67	3.21	2.52	3.73	4.73	ns

Notes:

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 3. Software default selection highlighted in gray.

^{1.} The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

^{2.} For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

Table 2-52 • Minimum and Maximum DC Input and Output Levels

1.8 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min., V	Max., V	Min., V	Max., V	Max., V	Min., V	mA	mA	Max., mA ³	Max., mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	2	2	9	11	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	4	4	17	22	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	6	6	35	44	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	8	8	35	44	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-9 • AC Loading

Table 2-53 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.8	0.9	5

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

2-34 Revision 17



Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-54 • 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	Units
2 mA	STD	0.97	5.89	0.18	1.00	1.43	0.66	6.01	5.43	1.78	1.30	ns
4 mA	STD	0.97	4.82	0.18	1.00	1.43	0.66	4.92	4.56	2.08	2.08	ns
6 mA	STD	0.97	4.13	0.18	1.00	1.43	0.66	4.21	3.96	2.30	2.46	ns
8 mA	STD	0.97	4.13	0.18	1.00	1.43	0.66	4.21	3.96	2.30	2.46	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-55 • 1.8 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_{.J} = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	2.82	0.18	1.00	1.43	0.66	2.88	2.78	1.78	1.35	ns
4 mA	STD	0.97	2.30	0.18	1.00	1.43	0.66	2.35	2.11	2.08	2.15	ns
6 mA	STD	0.97	2.00	0.18	1.00	1.43	0.66	2.04	1.76	2.29	2.55	ns
8 mA	STD	0.97	2.00	0.18	1.00	1.43	0.66	2.04	1.76	2.29	2.55	ns

Notes:

- 1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 2. Software default selection highlighted in gray.

Applies to 1.2 V DC Core Voltage

Table 2-56 • 1.8 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.98	6.43	0.19	1.12	1.61	0.67	6.54	5.93	2.19	1.88	ns
4 mA	STD	0.98	5.33	0.19	1.12	1.61	0.67	5.41	5.03	2.50	2.68	ns
6 mA	STD	0.98	4.61	0.19	1.12	1.61	0.67	4.69	4.41	2.72	3.07	ns
8 mA	STD	0.98	4.61	0.19	1.12	1.61	0.67	4.69	4.41	2.72	3.07	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-57 • 1.8 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.98	3.30	0.19	1.12	1.61	0.67	3.34	3.21	2.19	1.93	ns
4 mA	STD	0.98	2.76	0.19	1.12	1.61	0.67	2.79	2.51	2.50	2.76	ns
6 mA	STD	0.98	2.45	0.19	1.12	1.61	0.67	2.48	2.16	2.71	3.16	ns
8 mA	STD	0.98	2.45	0.19	1.12	1.61	0.67	2.48	2.16	2.71	3.16	ns

Notes:

- 1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 2. Software default selection highlighted in gray.



1.2 V LVCMOS (JESD8-12A)

Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.

Table 2-64 • Minimum and Maximum DC Input and Output Levels

1.2 V LVCMOS ¹		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ²	IIH ³
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ⁴	Max. mA ⁴	μ Α ⁵	μ Α ⁵
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	20	26	10	10

Notes:

- 1. Applicable to IGLOO nano V2 devices operating at VCCI ≥ VCC.
- 2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 4. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 5. Currents are measured at 85°C junction temperature.
- 6. Software default selection highlighted in gray.




Figure 2-11 • AC Loading

Table 2-65 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.2	0.6	5

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

Timing Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-66 • 1.2 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.98	8.27	0.19	1.57	2.34	0.67	7.94	6.77	3.00	3.11	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-67 • 1.2 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t_{LZ}	t _{HZ}	Units
2 mA	STD	0.98	3.38	0.19	1.57	2.34	0.67	3.26	2.78	2.99	3.24	ns

Notes:

- 1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 2. Software default selection highlighted in gray.

2-38 Revision 17



Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-90 • IGLOO PLUS CCC/PLL Specification
For IGLOO PLUS V2 or V5 devices, 1.5 V DC Core Supply Voltage

Parameter	Min.	Тур.	Max.	Units
Clock Conditioning Circuitry Input Frequency f _{IN_CCC}	1.5		250	MHz
Clock Conditioning Circuitry Output Frequency f _{OUT_CCC}	0.75		250	MHz
Delay Increments in Programmable Delay Blocks ^{1, 2}		360 ³		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Serial Clock (SCLK) for Dynamic PLL ^{4,5}			100	MHz
Input Cycle-to-Cycle Jitter (peak magnitude)			1	ns
Acquisition Time				
LockControl = 0			300	μs
LockControl = 1			6.0	ms
Tracking Jitter ⁶				
LockControl = 0			2.5	ns
LockControl = 1			1.5	ns
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 1, 2	1.25		15.65	ns
Delay Range in Block: Programmable Delay 2 1, 2	0.469		15.65	ns
Delay Range in Block: Fixed Delay ^{1, 2}		3.5		ns
VCO Output Peak-to-Peak Period Jitter F _{CCC_OUT} ⁷	Maximu	m Peak-to-	Peak Period	l Jitter ^{7,8,9}
	SSO ≤ 2	SSO ≤ 4	SSO ≤ 8	SSO ≤ 16
0.75 MHz to 50 MHz	0.50%	0.60%	0.80%	1.20%
50 MHz to 250 MHz	2.50%	4.00%	6.00%	12.00%
Nata	-			

Notes:

- 1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-6 for deratings.
- 2. $T_{.I} = 25^{\circ}C$, VCC = 1.5 V
- 3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
- 4. Maximum value obtained for a STD speed grade device in Worst Case Commercial Conditions. For specific junction temperature and voltage supply, refer to Table 2-6 on page 2-6 and Table 2-7 on page 2-6 for derating values.
- 5. The AGLP030 device does not support a PLL.
- Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 7. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the per cent jitter. The VCO jitter (in ps) applies to CCC_OUT regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, regardless of the output divider settings.
- 8. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate, VCC/VCCPLL = 1.425 V, VCCI = 3.3 V, VQ/PQ/TQ type of packages, 20 pF load.
- 9. SSO are outputs that are synchronous to a single clock domain and have clock-to-out times that are within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO PLUS FPGA Fabric User's Guide.




Figure 2-28 • RAM Reset



3 - Pin Descriptions and Packaging

Supply Pins

GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V for IGLOO PLUS V5 devices, and 1.2 V or 1.5 V for IGLOO PLUS V2 devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

For IGLOO PLUS V2 devices, VCC can be switched dynamically from 1.2 V to 1.5 V or vice versa. This allows in-system programming (ISP) when VCC is at 1.5 V and the benefit of low power operation when VCC is at 1.2 V.

VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are four I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V, depending on the device.

- · 1.5 V for IGLOO PLUS V5 devices
- 1.2 V or 1.5 V for IGLOO PLUS V2 devices

When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed signal FPGAs " chapter of the IGLOO PLUS FPGA Fabric User's Guide for a complete board solution for the PLL analog power supply and ground.

There is one VCCPLF pin on IGLOO PLUS devices.

FF Flash*Freeze Mode Activation Pin

The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze mode is not used in the design, the FF pin is available as a regular I/O.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.

Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash*Freeze mode and normal operation mode. No user intervention is required.

Table 3-1 shows the Flash*Freeze pin location on the available packages for IGLOO and ProASIC3L devices. The Flash*Freeze pin location is independent of device (except for a PQ208 package), allowing migration to larger or smaller IGLOO devices while maintaining the same pin location on the board. Refer to the "Flash*Freeze Technology and Low Power Modes" chapter of the *IGLOO PLUS Device Family User's Guide* for more information on I/O states during Flash*Freeze mode.

Table 3-1 • Flash*Freeze Pin Location in IGLOO PLUS Devices

Package	Flash*Freeze Pin
CS281	W2
CS201	R4
CS289	U1
VQ128	34
VQ176	47



Package Pin Assignments

١	VQ128		Q128	V	/Q128
Pin Number	AGLP030 Function	Pin Number	AGLP030 Function	Pin Number	AGLP030 Function
1	IO119RSB3	36	IO88RSB2	71	IO57RSB1
2	IO118RSB3	37	IO86RSB2	72	VCCIB1
3	IO117RSB3	38	IO84RSB2	73	GND
4	IO115RSB3	39	IO83RSB2	74	IO55RSB1
5	IO116RSB3	40	GND	75	IO54RSB1
6	IO113RSB3	41	VCCIB2	76	IO53RSB1
7	IO114RSB3	42	IO82RSB2	77	IO52RSB1
8	GND	43	IO81RSB2	78	IO51RSB1
9	VCCIB3	44	IO79RSB2	79	IO50RSB1
10	IO112RSB3	45	IO78RSB2	80	IO49RSB1
11	IO111RSB3	46	IO77RSB2	81	VCC
12	IO110RSB3	47	IO75RSB2	82	GDB0/IO48RSB1
13	IO109RSB3	48	IO74RSB2	83	GDA0/IO47RSB1
14	GEC0/IO108RSB3	49	VCC	84	GDC0/IO46RSB1
15	GEA0/IO107RSB3	50	IO73RSB2	85	IO45RSB1
16	GEB0/IO106RSB3	51	IO72RSB2	86	IO44RSB1
17	VCC	52	IO70RSB2	87	IO43RSB1
18	IO104RSB3	53	IO69RSB2	88	IO42RSB1
19	IO103RSB3	54	IO68RSB2	89	VCCIB1
20	IO102RSB3	55	IO66RSB2	90	GND
21	IO101RSB3	56	IO65RSB2	91	IO40RSB1
22	IO100RSB3	57	GND	92	IO41RSB1
23	IO99RSB3	58	VCCIB2	93	IO39RSB1
24	GND	59	IO63RSB2	94	IO38RSB1
25	VCCIB3	60	IO61RSB2	95	IO37RSB1
26	IO97RSB3	61	IO59RSB2	96	IO36RSB1
27	IO98RSB3	62	TCK	97	IO35RSB0
28	IO95RSB3	63	TDI	98	IO34RSB0
29	IO96RSB3	64	TMS	99	IO33RSB0
30	IO94RSB3	65	VPUMP	100	IO32RSB0
31	IO93RSB3	66	TDO	101	IO30RSB0
32	IO92RSB3	67	TRST	102	IO28RSB0
33	IO91RSB2	68	IO58RSB1	103	IO27RSB0
34	FF/IO90RSB2	69	VJTAG	104	VCCIB0
35	IO89RSB2	70	IO56RSB1	105	GND


4-2 Revision 17



VQ128							
Pin Number	AGLP030 Function						
106	IO26RSB0						
107	IO25RSB0						
108	IO23RSB0						
109	IO22RSB0						
110	IO21RSB0						
111	IO19RSB0						
112	IO18RSB0						
113	VCC						
114	IO17RSB0						
115	IO16RSB0						
116	IO14RSB0						
117	IO13RSB0						
118	IO12RSB0						
119	IO10RSB0						
120	IO09RSB0						
121	VCCIB0						
122	GND						
123	IO07RSB0						
124	IO05RSB0						
125	IO03RSB0						
126	IO02RSB0						
127	IO01RSB0						
128	IO00RSB0						



VQ176



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

4-4 Revision 17



CS289	
	AGLP030
Pin Number	Function
P2	NC
P3	GND
P4	NC
P5	NC
P6	IO87RSB2
P7	IO80RSB2
P8	GND
P9	IO72RSB2
P10	IO67RSB2
P11	IO61RSB2
P12	NC
P13	VCCIB2
P14	NC
P15	IO60RSB2
P16	IO62RSB2
P17	VJTAG
R1	GND
R2	IO91RSB2
R3	NC
R4	NC
R5	NC
R6	VCCIB2
R7	IO83RSB2
R8	IO78RSB2
R9	IO74RSB2
R10	IO70RSB2
R11	GND
R12	NC
R13	NC
R14	NC
R15	NC
R16	TMS
R17	TRST
T1	IO92RSB3
T2	IO89RSB2
Т3	NC
T4	GND

(CS289
Pin Number	AGLP030 Function
T5	NC
T6	IO84RSB2
T7	IO81RSB2
Т8	IO76RSB2
Т9	VCCIB2
T10	IO69RSB2
T11	IO65RSB2
T12	IO64RSB2
T13	NC
T14	GND
T15	NC
T16	TDI
T17	TDO
U1	FF/IO90RSB2
U2	GND
U3	NC
U4	IO88RSB2
U5	IO86RSB2
U6	IO82RSB2
U7	GND
U8	IO75RSB2
U9	IO73RSB2
U10	IO68RSB2
U11	IO66RSB2
U12	GND
U13	NC
U14	NC
U15	NC
U16	TCK
U17	VPUMP



Package Pin Assignments

00000	
	CS289
Pin Number	AGLP060 Function
P8	GND
P9	IO91RSB2
P10	IO86RSB2
P11	IO81RSB2
P12	NC
P13	VCCIB2
P14	NC
P15	GDA2/IO78RSB2
P16	GDC2/IO80RSB2
P17	VJTAG
R1	GND
R2	GEA2/IO110RSB2
R3	NC
R4	NC
R5	NC
R6	VCCIB2
R7	IO102RSB2
R8	IO97RSB2
R9	IO93RSB2
R10	IO89RSB2
R11	GND
R12	NC
R13	NC
R14	NC
R15	NC
R16	TMS
R17	TRST
T1	GEA1/IO112RSB3
T2	GEC2/IO108RSB2
T3	NC
T4	GND
T5	NC
T6	IO103RSB2
T7	IO100RSB2
T8	IO95RSB2
T9	VCCIB2
T10	IO88RSB2
T11	IO84RSB2

	CS289
Pin Number	AGLP060 Function
T12	IO82RSB2
T13	NC
T14	GND
T15	NC
T16	TDI
T17	TDO
U1	FF/GEB2/IO109RS B2
U2	GND
U3	NC
U4	IO107RSB2
U5	IO105RSB2
U6	IO101RSB2
U7	GND
U8	IO94RSB2
U9	IO92RSB2
U10	IO87RSB2
U11	IO85RSB2
U12	GND
U13	NC
U14	NC
U15	NC
U16	TCK
U17	VPUMP

4-22 Revision 17



Package Pin Assignments

Pin Number AGLP125 Function G13 IO64RSB1 G14 IO69RSB1 G15 IO78RSB1 G16 IO76RSB1 G17 GND H1 VCOMPLF H2 GFB0/IO191RSB3 H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND	CS289	
G14 IO69RSB1 G15 IO78RSB1 G16 IO76RSB1 G17 GND H1 VCOMPLF H2 GFB0/IO191RSB3 H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J2 GCB2/IO86RSB1 J13	Pin Number	AGLP125 Function
G15 IO78RSB1 G16 IO76RSB1 G17 GND H1 VCOMPLF H2 GFB0/IO191RSB3 H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12	G13	IO64RSB1
G16 IO76RSB1 G17 GND H1 VCOMPLF H2 GFB0/IO191RSB3 H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14	G14	IO69RSB1
G17 GND H1 VCOMPLF H2 GFB0/IO191RSB3 H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15	G15	IO78RSB1
H1 VCOMPLF H2 GFB0/IO191RSB3 H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	G16	IO76RSB1
H2 GFB0/IO191RSB3 H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	G17	GND
H3 IO195RSB3 H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCO/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1	H1	VCOMPLF
H4 IO197RSB3 H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H2	GFB0/IO191RSB3
H5 IO199RSB3 H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCO/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1	H3	IO195RSB3
H6 GFB1/IO192RSB3 H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1	H4	IO197RSB3
H7 GND H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J13 GCB1/IO81RSB1	H5	IO199RSB3
H8 GND H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H6	GFB1/IO192RSB3
H9 GND H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H7	GND
H10 GND H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J14 IO90RSB1 J15 IO89RSB1	H8	GND
H11 GND H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H9	GND
H12 GCC1/IO79RSB1 H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H10	GND
H13 IO74RSB1 H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H11	GND
H14 GCA0/IO84RSB1 H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H12	GCC1/IO79RSB1
H15 VCCIB1 H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H13	IO74RSB1
H16 GCA2/IO85RSB1 H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H14	GCA0/IO84RSB1
H17 GCC0/IO80RSB1 J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H15	VCCIB1
J1 VCCPLF J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H16	GCA2/IO85RSB1
J2 GFA1/IO190RSB3 J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	H17	GCC0/IO80RSB1
J3 VCCIB3 J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J1	VCCPLF
J4 IO185RSB3 J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J2	GFA1/IO190RSB3
J5 IO183RSB3 J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J3	VCCIB3
J6 IO181RSB3 J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J4	IO185RSB3
J7 VCC J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J5	IO183RSB3
J8 GND J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J6	IO181RSB3
J9 GND J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J7	VCC
J10 GND J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J8	GND
J11 VCC J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J9	GND
J12 GCB2/IO86RSB1 J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J10	GND
J13 GCB1/IO81RSB1 J14 IO90RSB1 J15 IO89RSB1	J11	VCC
J14 IO90RSB1 J15 IO89RSB1	J12	GCB2/IO86RSB1
J15 IO89RSB1	J13	GCB1/IO81RSB1
	J14	IO90RSB1
J16 GCB0/IO82RSB1	J15	IO89RSB1
	J16	GCB0/IO82RSB1

CS289	
Pin Number	AGLP125 Function
J17	GCA1/IO83RSB1
K1	GND
K2	
	GFA0/IO189RSB3
K3	GFB2/IO187RSB3
K4	IO179RSB3
K5	IO175RSB3
K6	IO177RSB3
K7	GND
K8	GND
K9	GND
K10	GND
K11	GND
K12	IO88RSB1
K13	IO94RSB1
K14	IO95RSB1
K15	IO93RSB1
K16	GND
K17	GCC2/IO87RSB1
L1	GFA2/IO188RSB3
L2	GFC2/IO186RSB3
L3	IO182RSB3
L4	GND
L5	IO173RSB3
L6	GEC1/IO170RSB3
L7	GND
L8	GND
L9	VCC
L10	GND
L11	GND
L12	GDC1/IO99RSB1
L13	GDB1/IO101RSB1
L14	VCCIB1
L15	IO98RSB1
L16	IO92RSB1
L17	IO91RSB1
M1	IO184RSB3
M2	VCCIB3
M3	IO176RSB3
IVIO	10 17 01 000

	CS289
Pin Number	AGLP125 Function
M4	IO172RSB3
M5	GEB0/IO167RSB3
M6	GEB1/IO168RSB3
M7	IO159RSB2
M8	IO161RSB2
M9	IO135RSB2
M10	IO128RSB2
M11	IO121RSB2
M12	IO113RSB2
M13	GDA1/IO103RSB1
M14	GDA0/IO104RSB1
M15	IO97RSB1
M16	IO96RSB1
M17	VCCIB1
N1	IO180RSB3
N2	IO178RSB3
N3	GEC0/IO169RSB3
N4	GEA0/IO165RSB3
N5	GND
N6	IO156RSB2
N7	IO148RSB2
N8	IO144RSB2
N9	IO137RSB2
N10	VCCIB2
N11	IO119RSB2
N12	IO111RSB2
N13	GDB2/IO106RSB2
N14	IO109RSB2
N15	GND
N16	GDB0/IO102RSB1
N17	GDC0/IO100RSB1
P1	IO174RSB3
P2	IO171RSB3
P3	GND
P4	IO160RSB2
P5	IO157RSB2
P6	IO154RSB2
P7	IO152RSB2

4-24 Revision 17



Revision	Changes	Page
Revision 3 (continued)	The table note for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Flash*Freeze Mode* to remove the sentence stating that values do not include I/O static contribution.	2-7
	The table note for Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Sleep Mode* was updated to remove VJTAG and VCCI and the statement that values do not include I/O static contribution.	2-7
	The table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO PLUS Shutdown Mode was updated to remove the statement that values do not include I/O static contribution.	2-7
	Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO PLUS Flash*Freeze Mode 1 was updated to include VCCPLL. Table note 4 was deleted.	2-8
	Table 2-13 • Summary of I/O Input Buffer Power (per pin) — Default I/O Software Settings and Table 2-14 • Summary of I/O Output Buffer Power (per pin) — Default I/O Software Settings ¹ were updated to remove static power. The table notes were updated to reflect that power was measured on VCC _I . Table note 2 was added to Table 2-13 • Summary of I/O Input Buffer Power (per pin) — Default I/O Software Settings.	2-9, 2-9
	Table 2-16 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices were updated to change the definition for P_{DC5} from bank static power to bank quiescent power. Table subtitles were added for Table 2-16 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices, Table 2-17 • Different Components Contributing to Dynamic Power Consumption in IGLOO PLUS Devices, and Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices.	2-10, 2-11
	The "Total Static Power Consumption—P _{STAT} " section was revised.	2-12
	Table 2-32 • Schmitt Trigger Input Hysteresis is new.	2-26
Packaging v1.3	The "CS281" package drawing is new.	4-13
	The "CS281" table for the AGLP125 device is new.	4-13
Revision 3 (continued)	The "CS289" package drawing was incorrect. The graphic was showing the CS281 mechanical drawing and not the CS289 mechanical drawing. This has now been corrected.	4-17
Revision 2 (Jun 2008) Packaging v1.2	The "CS289" table for the AGLP030 device is new.	4-17
Revision 1 (Jun 2008)	The "CS289" table for the AGLP060 device is new.	4-20
Packaging v1.1	The "CS289" table for the AGLP125 device is new.	4-23