# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08ll64clh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Freescale Semiconductor**

Data Sheet Addendum

MC9S08LL64AD Rev. 1, 08/2012

# MC9S08LL64 Data Sheet Addendum

by: Automotive and Industrial Solutions Group

This document describes corrections to the *MC9S08LL64 Series Data Sheet*, order number MC9S08LL64. For convenience, the addenda items are grouped by revision. Please check our website at http://www.freescale.com for the latest updates.

The current available version of the *MC9S08LL64 Series Data Sheet* is Revision 7.

## Table of Contents

1	Addendum for Revision 7	2
2	Revision History	2



© Freescale Semiconductor, Inc., 2012. All rights reserved.

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.© Freescale Semiconductor, Inc. 2012. All rights reserved.

MC9S08LL64AD Rev. 1 08/2012



# **1** Devices in the MC9S08LL64 Series

Table 1 summarizes the feature set available in the MC9S08LL64 series of MCUs.

## Table 1. MC9S08LL64 Series Features by MCU and Package

Feature	MC9S0	8LL64	MC9S08LL36			
Package	80-pin LQFP	64-pin LQFP	80-pin LQFP	64-pin LQFP		
FLASH	64 (32,768 and 3		36 k (24,576 and 12			
RAM	40	00	400	00		
ACMP	ye	es	ye	S		
ADC	10-ch	8-ch	10-ch	8-ch		
IIC	ye	es	ye	s		
IRQ	ye	es	ye	S		
KBI	8	3	8			
SCI1	уе	S	ye	s		
SCI2	уе	es.	ye	S		
SPI	уе	es	ye	S		
TPM1	2-0	ch	2-c	h		
TPM2	2-0	ch	2-c	h		
TOD	ye	es	ye	S		
LCD	D 8×36 8×24 4×40 4×28		8×36 4×40	8×24 4×28		
VREF01	yes	no	no yes			
VREFO2	no	yes	no	yes		
I/O pins <sup>1</sup>	39	37	39	37		

<sup>1</sup> The 39 I/O pins include two output-only pins and 18 LCD GPIO.

The block diagram in Figure 1 shows the structure of the MC9S08LL64 series MCU.






Figure 1. MC9S08LL64 Series Block Diagram



# 2 Pin Assignments

This section shows the pin assignments for the This section shows the pin assignments for the MC9S08LL64 series devices.




Figure 2. 64-Pin LQFP



**ESD Protection and Latch-Up Immunity** 

1

$$\mathbf{T}_{\mathbf{J}} = \mathbf{T}_{\mathbf{A}} + (\mathbf{P}_{\mathbf{D}} \times \boldsymbol{\theta}_{\mathbf{J}\mathbf{A}})$$
 Eqn.

where:

 $T_{A} = \text{Ambient temperature, °C}$   $\theta_{JA} = \text{Package thermal resistance, junction-to-ambient, °C/W}$   $P_{D} = P_{int} + P_{I/O}$   $P_{int} = I_{DD} \times V_{DD}, \text{Watts } - \text{chip internal power}$  $P_{I/O} = \text{Power dissipation on input and output pins} - \text{user determined}$ 

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad \qquad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

# 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human body model	Storage capacitance	С	100	pF
,	Number of pulses per pin	—	3	
Charge	Series resistance	R1	0	Ω
device	Storage capacitance	С	200	pF
model	Number of pulses per pin		3	

Table 6. ESD and Latch-up Test Conditions



#### **DC Characteristics**

Num	С		Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
	С	O de de la com	PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = 0.5 mA	_	_	0.5	
6	Ρ	Output low voltage	PTA[4:5], PTD[0:7], PTE[0:7],	V <sub>OL</sub>	V <sub>DD</sub> > 2.7 V I <sub>Load</sub> = 3 mA	—	_	0.5	V
	С		high-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = 1 mA	_	_	0.5	
7	D	Output low current	Max total I <sub>OL</sub> for all ports	I <sub>OLT</sub>		_	_	100	mA
8	Ρ	Input high	all digital inputs	V <sub>IH</sub>	$V_{DD} > 2.7 V$	$0.70 \times V_{DD}$	—	—	
0	С	voltage		٩H	V <sub>DD</sub> > 1.8 V	$0.85 \times V_{DD}$	—	—	v
9	Ρ	Input low	all digital inputs	V <sub>IL</sub>	$V_{DD} > 2.7 V$	—	—	$0.35 \times V_{DD}$	v
5	С	voltage		۴IL	V <sub>DD</sub> > 1.8 V	—	—	$0.30 \times V_{DD}$	
10	С	Input hysteresis	all digital inputs	V <sub>hys</sub>		0.06 x V <sub>DD</sub>	_	_	mV
			all input only pins except for		$V_{In} = V_{DD}$	—	0.025	1	μA
11	Р	Input leakage	LCD only pins (LCD 8-12, 21-41)	<sub>In</sub>	V <sub>In</sub> = V <sub>SS</sub>	_	0.025	1	μA
		current			$V_{In} = V_{DD}$	—	100	150	μA
			LCD only pins (LCD 8-12, 21-41)		$V_{In} = V_{SS}$	_	0.025	1	μA
12	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	I <sub>OZ</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	0.025	1	μA
13	Ρ	Total leakage current <sup>3</sup>	Total leakage current for all pins	ll <sub>InT</sub> l	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	_	3	μA
14	Ρ	Pullup, Pulldown resistors	all non-LCD pins when enabled	R <sub>PU,</sub> R <sub>PD</sub>		17.5	_	52.5	kΩ
15	Ρ	Pullup, Pulldown resistors	LCD/GPIO pins when enabled	R <sub>PU,</sub> R <sub>PD</sub>		35	_	77	kΩ
		DC injection	Single pin limit			-0.2		0.2	mA
16	D	current <sup>4, 5,</sup> 6	Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA
17	С	Input Capac	itance, all pins	C <sub>In</sub>		—		8	pF
18	С	RAM retention	on voltage	V <sub>RAM</sub>		—	0.6	1.0	V
19	С	POR re-arm	voltage <sup>7</sup>	V <sub>POR</sub>		0.9	1.4	2.0	V
20	D	POR re-arm	time	t <sub>POR</sub>		10	_	—	μS
21	Ρ	Low-voltage d	letection threshold	V <sub>LVD</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising		1.84 1.92	1.88 1.96	V

## Table 8. DC Characteristics (continued)




#### **DC Characteristics**

Num	С	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
22	Ρ	Low-voltage warning threshold	V <sub>LVW</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.08	2.14	2.2	V
23	Р	Low-voltage inhibit reset/recover hysteresis	V <sub>hys</sub>			80	_	mV
24	Ρ	Bandgap Voltage Reference <sup>8</sup>	V <sub>BG</sub>		1.15	1.17	1.18	V

<sup>1</sup> Typical values are measured at 25°C. Characterized, not tested

- <sup>2</sup> All I/O pins except for LCD pins in Open Drain mode.
- <sup>3</sup> Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.
- $^4$  All functional non-supply pins, except for PTB2 are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
- <sup>5</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>6</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- <sup>7</sup> POR will occur below the minimum voltage.
- <sup>8</sup> Factory trimmed at  $V_{DD}$  = 3.0 V, Temp = 25 °C



## PULLUP RESISTOR TYPICALS - Non LCD pins

Figure 4. Non LCD pins I/O Pullup Typical Resistor Values



**DC Characteristics** 




Figure 8. Typical High-Side (Source) Characteristics(Non LCD Pins) — High Drive (PTxDSn = 1)






Figure 9. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins)— Low Drive (PTxDSn = 0)





# 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	с	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Мах	Unit	Temp (°C)				
	Т			20 MHz		13.75	17.9						
1	Т	Run supply current FEI mode, all modules on	$RI_{DD}$	10 MHz	3	7		mA	-40 to 85				
	Т			1 MHz		2	_						
	Т	Run supply current		20 MHz		8.9							
2	Т	FEI mode, all modules off	$RI_DD$	10 MHz	3	5.5	_	mA	-40 to 85				
	Т			1 MHz		0.9	_						
3	Т	Run supply current	RI <sub>DD</sub>	16 kHz FBILP	3	185	_	μA	40 to 85				
3	Т	LPS=0, all modules on	DD	16 kHz FBELP	5	115	_	μΑ	40 10 85				
	_								0 to 70				
4	Т		16 kHz	3	З	25		μA	-40 to 85				
4	Ŧ	Run supply current	DD	FBELP	3	= 0	_	μΑ	0 to 70				
	Т	LPS=1, all modules off, running from RAM				7.3	_		-40 to 85				
	Т		WI <sub>DD</sub>	20 MHz	3	4.57	6	mA					
5	Т	Wait mode supply current FEI mode, all modules off		8 MHz 3 1 MHz		2	_		-40 to 85				
	Т	· _· ·····			0.73	_							
	Р					0.4	1.3		-40 to 25				
	С		S2I <sub>DD</sub>						3	4	6		70
6	Ρ	Stop2 mode supply current		n/a		8.5	13	μA	85				
U	С		OZ'DD	Π/α		0.35	1	μ	-40 to 25				
	С				2	3.9	5		70				
	С					7.7	10		85				
	Р					0.65	1.8		-40 to 25				
	С				3	5.7	8		70				
7	Р	Stop3 mode supply current	S3I <sub>DD</sub>	n/a		12.2	20	μA	85				
	С	No clocks active	DD			0.6	1.5	P., (	-40 to 25				
	С				2	5	6.8		70				
	С				11.5	14		85					

## Table 9. Supply Current Characteristics

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested




**Supply Current Characteristics** 

Num	с	Parameter	Condition		Tempera	ture (°C)	)	Units
Nulli		Farameter	Condition	-40	25	70	85	Units
1	Т	LPO		100	100	150	175	nA
2	Т	EREFSTEN	RANGE = HGO = 0	750	750	800	850	nA
3	Т	IREFSTEN <sup>1</sup>		63	70	77	81	μA
4	Т	TOD	Does not include clock source current	50	50	75	100	nA
5	Т	LVD <sup>1</sup>	LVDSE = 1	110	110	112	115	μA
6	Т	ACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	12	12	20	23	μA
7	Т	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	95	101	120	μA
8	т	LCD	VIREG enabled for Contrast control, 1/8 Duty cycle, 8x24 configuration for driving 192 segments, 32 Hz frame rate, No LCD glass connected.	1	1	6	13	μA
9	т	LCD	LCD configured for 1/8 duty cycle, 8x24 configuration for driving 192 segments, 32 Hz frame rate, no LCD glass connected.	0.2	0.24	0.5	0.65	μA

## Table 10. Stop Mode Adders

<sup>1</sup> Not available in stop2 mode.






Figure 13. Typical Run  $I_{DD}$  for FBE and FEI,  $I_{DD}$  vs.  $V_{DD}$  (ADC and ACMP off, All Other Modules Enabled)



#### Internal Clock Source (ICS) Characteristics


Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
9	С	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco_t}$	_	+ 0.5 -1.0	±2	%f <sub>dco</sub>
10	С	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C	$\Delta f_{dco_t}$	_	± 0.5	±1	%f <sub>dco</sub>
11	С	FLL acquisition time <sup>2</sup>	t <sub>Acquire</sub>	_	—	1	ms
12	С	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>3</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>3</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



## Deviation of DCO Output from Trimmed Frequency

Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)



**AC Characteristics** 

# 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

# 3.10.1 Control Timing

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ ) $V_{DD} \le 2.1V$ $V_{DD} > 2.1V$	f <sub>Bus</sub>	dc dc	_	10 20	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	_	1300	μS
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100		_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{\text{cyc}}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μS
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>		_	ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
٩	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		16 23		ns
9	С	Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		5 9		ns

## Table 13. Control Timing

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 3.0 V, 25 °C unless otherwise stated.

 $^2$  This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

 $^3$  To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

 $^5\,$  Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40 °C to 85 °C.

<sup>6</sup> Except for LCD pins in open drain mode.






Figure 18. IRQ/KBIPx Timing

# 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	-	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	-	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5		t <sub>cyc</sub>

Table 14. TPM Input Timing





Figure 19. Timer External Clock



#### **AC Characteristics**

No.	С	Function	Symbol	Min	Max	Unit
(10)	D	Data hold time (outputs) Master Slave	t <sub>HO</sub>	0 0		ns ns
(1)	D	Rise time Input Output	t <sub>RI</sub> t <sub>RO</sub>		t <sub>cyc</sub> – 25 25	ns ns
(12)	D	Fall time Input Output	t <sub>FI</sub> t <sub>FO</sub>		t <sub>cyc</sub> – 25 25	ns ns

### Table 15. SPI Timing (continued)



NOTES:


1. SS output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

#### Figure 21. SPI Master Timing (CPHA = 0)




**AC Characteristics** 



NOTES:

- 1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





NOTE:

1. Not defined but normally MSB of character just received.





ADC Characteristics

No.	Characteristic Conditions		Symb	Min	Typ <sup>1</sup>	Max	Unit
2	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> ) <sup>2</sup>	$\Delta V_{SSA}$	-100	0	100	mV
3	Reference voltage high	—	V <sub>REFH</sub>	1.8	V <sub>DDA</sub>	V <sub>DDA</sub>	V
4	Reference voltage low	—	V <sub>REFL</sub>	$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V
5	Input voltage	—	V <sub>ADIN</sub>	V <sub>REFL</sub>	—	$V_{REFH}$	V
6	Input capacitance	8/10/12-bit modes	C <sub>ADIN</sub>	—	4	5	pF
7	Input resistance	_	R <sub>ADIN</sub>	_	5	7	kΩ

Table 17. 12-Bit ADC Operating Conditions (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 25. ADC Input Impedance Equivalency Diagram



\_\_\_\_\_

	Table 18. 12-Bit ADC Characteristics ( $v_{REFH} = v_{DDA}$ , $v_{REFL} = v_{SSA}$ )									
#	Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
1	Supply current	ADLPC = 1 ADHSC = 0 ADLSMP = 0 ADCO = 1	т	I <sub>DDA</sub>	_	200	_	μA		
2	Supply current	ADLPC = 1 ADHSC = 1 ADLSMP = 0 ADCO = 1	т	I <sub>DDA</sub>	_	280	_	μA		
3	Supply current	ADLPC = 0 ADHSC = 0 ADLSMP = 0 ADCO = 1	т	I <sub>DDA</sub>	_	370	_	μA		
4	Supply current	ADLPC = 0 ADHSC = 1 ADLSMP = 0 ADCO = 1	т	I <sub>DDA</sub>	_	0.61	_	mA		
5	Supply current	Stop, reset, module off		I <sub>DDA</sub>	_	0.01	0.8	μA		
6	ADC asynchronous clock source	High speed (ADLPC = 0)	P	fadack	2	3.3	5	N 41 1-	t <sub>ADACK</sub> =	
6		Low power (ADLPC = 1)			1.25	2	3.3	MHz	1/f <sub>ADACK</sub>	
	Sample time	Single/first continuous ADLSMP = 0								
7		ADHSC = 0 ADLSMP = 0 ADLSTS = XX	С	ts	_	6	_	ADCK		
		ADHSC = 1 ADLSMP = 0 ADLSTS = XX	С	ts		10	_			
	Sample time	Subsequent continuous ADLSMP = 0								
8		ADHSC = 0 ADLSMP = 0 ADLSTS = XX	С	ts	_	4	_	ADCK		
		ADHSC = 1 ADLSMP = 0 ADLSTS = XX	С	ts	_	8	_			



#	Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
12	Integral non-linearity	12-bit mode	Т	INL	_	-1.5 to 2.25	±2.75	LSB <sup>2</sup>	
		10-bit mode	Т		_	±0.5	±1.0		
		8-bit mode	Т			±0.3	±0.5		
	Zero-scale error	12-bit mode	Т	E <sub>ZS</sub>	Ι	±1	-1.25 to 1	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>
13		10-bit mode	Т			±0.5	±1		
		8-bit mode	Т		—	±0.5	±0.5		
14	Full-scale error	12-bit mode	Т			±1.0	–3.5 to 2.25	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>DDA</sub>
		10-bit mode	Т	E <sub>FS</sub>	_	±0.5	±1		
		8-bit mode	Т		_	±0.5	±0.5		
	Quantization error	12-bit mode	D	EQ	_	-1 to 0	—	LSB <sup>2</sup>	
15		10-bit mode					±0.5		
		8-bit mode					±0.5		
	Input leakage error	12-bit mode	D	E <sub>IL</sub>	_	±2	—	LSB <sup>2</sup>	Pad leakage <sup>4</sup> * R <sub>AS</sub>
16		10-bit mode				±0.2	±4		
		8-bit mode				±0.1	±1.2		
17	Temp sensor slope	–40 °C− 25 °C	D	m	_	1.646	_	∙ mV/°C	
		25 °C– 125 °C			_	1.769	—		
18	Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>	_	701.2	_	mV	

Table 18. 12-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^{N}$ 

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes.

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.