

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	39
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08ll64clkr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Freescale Semiconductor Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

# MC9S08LL64 Series

Covers: MC9S08LL64 and MC9S08LL36

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 40 MHz CPU at 3.6 V to 2.1 V across temperature range of –40 °C to 85 °C
  - Up to 20 MHz at 2.1 V to 1.8 V across temperature range of -40 °C to 85 °C
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Dual array flash read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
  - Two low-power stop modes
  - Reduced-power wait mode
  - Low-power run and wait modes allow peripherals to run while voltage regulator is in standby
  - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
  - Very low-power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to time-of-day (TOD) module
  - 6 μs typical wakeup time from stop3 mode
- Clock Source Options
  - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 20 MHz
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
  - Low-voltage warning with interrupt
  - Low-voltage detection with reset or interrupt
  - Illegal opcode detection with reset; illegal address detection with reset
  - Flash block protection
  - Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
  - On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes

## Document Number: MC9S08LL64 Rev. 7, 4/2012





80-LQFP Case 917A

- Peripherals
  - LCD Up to 8×36 or 4×40 LCD driver with internal charge pump and option to provide an internally-regulated LCD reference that can be trimmed for contrast control
  - ADC —10-channel, 12-bit resolution; up to 2.5 μs conversion time; automatic compare function; temperature sensor; operation in stop3; fully functional from 3.6 V to 1.8 V
  - IIC Inter-integrated circuit bus module to operate at up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt-driven byte-by-byte data transfer; broadcast mode; 10-bit addressing
  - ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal reference voltage; outputs can be optionally routed to TPM module; operation in stop3
  - SCIx Two full-duplex non-return to zero (NRZ) modules (SCI1 and SCI2); LIN master extended break generation; LIN slave extended break detection; wakeup on active edge
  - SPI Full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
  - TPMx Two 2-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
  - TOD (Time-of-day) 8-bit, quarter second counter with match register; external clock source for precise time base, time-of-day, calendar, or task scheduling functions
  - VREFx Trimmable via an 8-bit register in 0.5 mV steps; automatically loaded with room temperature value upon reset; can be enabled to operate in stop3 mode; trim register is not available in stop modes.
- Input/Output
  - Dedicated accurate voltage reference output pin, 1.15 V output (VREFOx); trimmable with 0.5 mV resolution
  - Up to 39 GPIOs, two output-only pins
  - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package Options
  - 14mm  $\times$  14mm 80-pin LQFP, 10 mm  $\,\times$  10 mm 64-pin LQFP



© Freescale Semiconductor, Inc., 2009-2012. All rights reserved.



# Contents

1	Devic	es in the MC9S08LL64 Series
2	Pin A	ssignments
3	Elect	rical Characteristics
	3.1	Introduction9
	3.2	Parameter Classification9
	3.3	Absolute Maximum Ratings9
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity11
	3.6	DC Characteristics
	3.7	Supply Current Characteristics
	3.8	External Oscillator (XOSCVLP) Characteristics25
	3.9	Internal Clock Source (ICS) Characteristics
	3.10	AC Characteristics
		3.10.1 Control Timing

3.10.2 TPM Module Timing
3.10.3 SPI Timing
3.11 Analog Comparator (ACMP) Electricals
3.12 ADC Characteristics
3.13 VREF Specifications
3.14 LCD Specifications
3.15 Flash Specifications
3.16 EMC Performance
3.16.1 Radiated Emissions
Ordering Information
4.1 Device Numbering System
4.2 Package Information
4.3 Mechanical Drawings

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

4

### http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
3	03/2009	Incorporated revisions for customer release.
4	08/2009	Completed all the TBDs; corrected Pin out in the Figure 2, Figure 3 and Table 2; updated $V_{OH}$ , $II_{In}I$ , $II_{OZ}I$ , $R_{PU}$ , $R_{PD}$ , added $II_{INT}I$ in the Table 8; updated Table 9; updated ERREFSTEN and added LCD in the Table 10; updated $f_{ADACK}$ , $E_{TUE}$ , DNL, INL, $E_{ZS}$ and $E_{FS}$ in the Table 18. updated V Room Temp in the Table 19.
5	1/2010	Added 80-pin LQFP package information for MC9S08LL36.
6	6/2011	Changed the ERREFSTEN to EREFSTEN, updated the VREFOx to 1.15 V Added LCD specification in the Table 10.
7	4/2012	Updated II <sub>In</sub> I in the Table 8.

# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

### Reference Manual —MC9S08LL64RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



© Freescale Semiconductor, Inc., 2009-2012. All rights reserved.







Figure 1. MC9S08LL64 Series Block Diagram








Table 2. Pir	Availability	/ by	Package	Pin-Count
--------------	--------------	------	---------	-----------

		< Lowest <b>Priority</b> > Highest					
80	64	Port Pin	Alt 1	Alt 2	Alt3	Alt4	
1	2	PTE0	LCD13				
2		LCD12					
3		LCD11					
4		LCD10					
5		LCD9					
6		LCD8					



		< Lowest <b>Priority</b> > Highest				
80	64	Port Pin	Alt 1	Alt 2	Alt3	Alt4
7	3	PTD7	LCD7			
8	4	PTD6	LCD6			
9	5	PTD5	LCD5			
10	6	PTD4	LCD4			
11	7	PTD3	LCD3			
12	8	PTD2	LCD2			
13	9	PTD1	LCD1			
14	10	PTD0	LCD0			
15	11	V <sub>CAP1</sub>				
16	12	V <sub>CAP2</sub>				
17	13	V <sub>LL1</sub>				
18	14	V <sub>LL2</sub>				
19	15	V <sub>LL3</sub>				
20	16	V <sub>LCD</sub>				
21	17	PTA6	KBIP6	ADP10	ACMP+	
22	18	PTA7	KBIP7	ADP11	ACMP-	
23	19	V <sub>SSA</sub>				
24	19	V <sub>REFL</sub>				
25		ADP0				
26		ADP12				
27		VREF01				
28	00	V <sub>REFH</sub>				
29	20	V <sub>DDA</sub>				
30	21	PTB0		EXTAL		
31	22	PTB1		XTAL		
32	23	V <sub>DD</sub>				
33	24	V <sub>SS</sub>				
34	25	PTB2	RESET			
	26	VREFO2				
35	27	PTB4	MISO	SDA		
36	28	PTB5	MOSI	SCL		
37	29	PTB6	RxD2	SPSCK		
38	30	PTB7	TxD2	SS		
39	31	PTC0	RxD1			
40	32	PTC1	TxD1			
41	33	PTC2	TPM1CH0			
42	34	PTC3	TPM1CH1			
43	35	PTC4	TPM2CH0			

Table 2. Pin Availability by Package Pin-Count (continued)



\_\_\_\_\_

	< Lowest Priority> H				lighest	
80	64	Port Pin	Alt 1	Alt 2	Alt3	Alt4
44	36	PTC5	TPM2CH1			
45	37	PTC6	ACMPO	BKGD	MS	
46	38	PTC7	IRQ	TCLK		
47	39	PTA0	KBIP0		SS	ADP4
48	40	PTA1	KBIP1		SPSCK	ADP5
49	41	PTA2	KBIP2	SDA	MISO	ADP6
50	42	PTA3	KBIP3	SCL	MOSI	ADP7
51	43	PTA4	KBIP4	ADP8	LCD43	
52	44	PTA5	KBIP5	ADP9	LCD42	
53	45	LCD41				
54	46	LCD40				
55	47	LCD39				
56	48	LCD38				
57		LCD37				
58		LCD36				
59		LCD35				
60		LCD34				
61		LCD33				
62		LCD32				
63		LCD31				
64	49	LCD30				
65	50	LCD29				
66	51	LCD28				
67	52	LCD27				
68	53	LCD26				
69	54	LCD25				
70	55	LCD24				
71	56	LCD23				
72	57	LCD22				
73	58	LCD21				
74	59	PTE7	LCD20			
75	60	PTE6	LCD19			
76	61	PTE5	LCD18			
77	62	PTE4	LCD17			
78	63	PTE3	LCD16			
79	64	PTE2	LCD15			
80	1	PTE1	LCD14			

Table 2. Pin	Availability b	v Package	Pin-Count	(continued)
	Availability S	y i uonuge		(continueu)



## **3** Electrical Characteristics

## 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08LL64 series of microcontrollers available at the time of publication.

## 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 3. Parameter	Classifications
--------------------	-----------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to +3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	۱ <sub>D</sub>	± 25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

#### **Table 4. Absolute Maximum Ratings**

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

 $^2\,$  All functional non-supply pins, except for PTB2 are internally clamped to V\_{SS} and V\_{DD}.

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

## 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> 40 to 85	°C
Maximum junction temperature	Τ <sub>J</sub>	95	°C
Thermal resistance Single-layer board			
80-pin LQFP	θ	55	°C/W
64-pin LQFP	$\theta_{JA}$	73	0/00
Thermal resistance Four-layer board			
80-pin LQFP	θ	42	°C/W
64-pin LQFP	$\theta_{JA}$	54	0/11

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:



### **DC Characteristics**

Num	С		Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit	
	С	O de de la com	PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = 0.5 mA	_	_	0.5		
6	Ρ	Output low voltage	PTA[4:5], PTD[0:7], PTE[0:7],	V <sub>OL</sub>	V <sub>DD</sub> > 2.7 V I <sub>Load</sub> = 3 mA	—	_	0.5	V	
	С		high-drive strength		V <sub>DD</sub> > 1.8 V I <sub>Load</sub> = 1 mA	_	_	0.5		
7	D	Output low current	Max total I <sub>OL</sub> for all ports	I <sub>OLT</sub>		_	_	100	mA	
8	Ρ	Input high	all digital inputs	V <sub>IH</sub>	$V_{DD} > 2.7 V$	$0.70 \times V_{DD}$	—	—		
0	С	voltage		٩H	V <sub>DD</sub> > 1.8 V	$0.85 \times V_{DD}$	—	—	v	
9	Ρ	Input low	all digital inputs	V <sub>IL</sub>	$V_{DD} > 2.7 V$	—	—	$0.35 \times V_{DD}$	v	
5	С	voltage		۴IL	V <sub>DD</sub> > 1.8 V	—	—	$0.30 \times V_{DD}$		
10	С	Input hysteresis	all digital inputs	V <sub>hys</sub>		0.06 x V <sub>DD</sub>	_	_	mV	
			all input only pins except for		$V_{In} = V_{DD}$	—	0.025	1	μA	
11	Р	Input P leakage current	LCD only pins (LCD 8-12, 21-41)	ll <sub>in</sub> l	$V_{In} = V_{SS}$	_	0.025	1	μA	
			LCD only pins (LCD 8-12,		$V_{In} = V_{DD}$	—	100	150	μA	
			21-41)		$V_{In} = V_{SS}$	_	0.025	1	μA	
12	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	I <sub>OZ</sub>	$V_{ln} = V_{DD} \text{ or } V_{SS}$	_	0.025	1	μA	
13	Ρ	Total leakage current <sup>3</sup>	Total leakage current for all pins	<sub>InT</sub>	$V_{ln} = V_{DD} \text{ or } V_{SS}$	_	_	3	μA	
14	Ρ	Pullup, Pulldown resistors	all non-LCD pins when enabled	R <sub>PU,</sub> R <sub>PD</sub>		17.5	_	52.5	kΩ	
15	Ρ	Pullup, Pulldown resistors	LCD/GPIO pins when enabled	R <sub>PU,</sub> R <sub>PD</sub>		35	_	77	kΩ	
		DC injection	Single pin limit			-0.2		0.2	mA	
16	D	current <sup>4, 5,</sup> 6	Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA	
17	С	Input Capac	itance, all pins	C <sub>In</sub>		—		8	pF	
18	С	RAM retention	on voltage	V <sub>RAM</sub>		—	0.6	1.0	V	
19	С	POR re-arm	voltage <sup>7</sup>	V <sub>POR</sub>		0.9	1.4	2.0	V	
20	D	POR re-arm	time	t <sub>POR</sub>		10	_	—	μs	
21	Ρ	Low-voltage d	letection threshold	V <sub>LVD</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising		1.84 1.92	1.88 1.96	V	

### Table 8. DC Characteristics (continued)






Figure 5. Typical Low-Side Driver (Sink) Characteristics (Non LCD Pins) — Low Drive (PTxDSn = 0)



**DC Characteristics** 




Figure 6. Typical Low-Side Driver (Sink) Characteristics(Non LCD Pins) — High Drive (PTxDSn = 1)



**DC Characteristics** 




Figure 8. Typical High-Side (Source) Characteristics(Non LCD Pins) — High Drive (PTxDSn = 1)






Figure 11. Typical High-Side (Source) Characteristics (LCD/GPIO Pins)— Low Drive (PTxDSn = 0)



#### Internal Clock Source (ICS) Characteristics


Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
9	С	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco_t}$	_	+ 0.5 -1.0	±2	%f <sub>dco</sub>
10	С	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C	$\Delta f_{dco_t}$	_	± 0.5	±1	%f <sub>dco</sub>
11	С	FLL acquisition time <sup>2</sup>	t <sub>Acquire</sub>	_	—	1	ms
12	С	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>3</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>3</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



### Deviation of DCO Output from Trimmed Frequency

Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)






Figure 20. Timer Input Capture Pulse

## 3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

Table 15. SPI Timing


No.	С	Function	Symbol	Min	Мах	Unit
_	D	Operating frequency Master Slave	f <sub>op</sub>	f <sub>Bus</sub> /2048 0	f <sub>Bus</sub> /2 f <sub>Bus</sub> /4	Hz
1	D	SPSCK period Master Slave	tSPSCK	2 4	2048 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	D	Enable lead time Master Slave	t <sub>Lead</sub>	1/2 1		t <sub>SPSCK</sub> t <sub>cyc</sub>
3	D	Enable lag time Master Slave	t <sub>Lag</sub>	1/2 1		t <sub>SPSCK</sub> t <sub>cyc</sub>
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 t <sub>cyc</sub>	ns ns
5	D	Data setup time (inputs) Master Slave	t <sub>SU</sub>	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t <sub>HI</sub>	0 25		ns ns
7	D	Slave access time	t <sub>a</sub>	_	1	t <sub>cyc</sub>
8	D	Slave MISO disable time	t <sub>dis</sub>	_	1	t <sub>cyc</sub>
9	D	Data valid (after SPSCK edge) Master Slave	t <sub>v</sub>		25 25	ns ns



### **AC Characteristics**

No.	С	Function	Symbol	Min	Max	Unit
(10)	D	Data hold time (outputs) Master Slave	t <sub>HO</sub>	0 0		ns ns
(1)	D	Rise time Input Output	t <sub>RI</sub> t <sub>RO</sub>		t <sub>cyc</sub> – 25 25	ns ns
(12)	D	Fall time Input Output	t <sub>FI</sub> t <sub>FO</sub>		t <sub>cyc</sub> – 25 25	ns ns

### Table 15. SPI Timing (continued)



NOTES:


1. SS output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

### Figure 21. SPI Master Timing (CPHA = 0)




**AC Characteristics** 



NOTES:

- 1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.






NOTE:

1. Not defined but normally MSB of character just received.





Analog Comparator (ACMP) Electricals



1. Not defined but normally LSB of character just received

## 3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

No	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	V <sub>DD</sub>	1.8	_	3.6	V
2	Ρ	Supply current (active)	I <sub>DDAC</sub>	—	20	35	μA
3	D	Analog input voltage	V <sub>AIN</sub>	$V_{SS} - 0.3$	_	V <sub>DD</sub>	V
4	Р	Analog input offset voltage	V <sub>AIO</sub>	—	20	40	mV
5	С	Analog comparator hysteresis	V <sub>H</sub>	3.0	9.0	15.0	mV
6	Ρ	Analog input leakage current	I <sub>ALKG</sub>	—	_	1.0	μΑ
7	С	Analog comparator initialization delay	t <sub>AINIT</sub>	—		1.0	μS

## 3.12 ADC Characteristics

### Table 17. 12-Bit ADC Operating Conditions

No.	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit
1		Absolute	V <sub>DDA</sub>	1.8	_	3.6	V
	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> ) <sup>2</sup>	$\Delta V_{DDA}$	-100	0	100	mV

Figure 24. SPI Slave Timing (CPHA = 1)



**Mechanical Drawings** 



#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

MC9S08LL64 Rev. 7, 4/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2012. All rights reserved.

