



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 4.75V ~ 5.25V |
| Number of Logic Elements/Blocks | 35 |
| Number of Macrocells | 560 |
| Number of Gates | 12000 |
| Number of I/O | 153 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 208-BFQFP Exposed Pad |
| Supplier Device Package | 208-RQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm9560arc208-10n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

All MAX 9000 device packages provide four dedicated inputs for global control signals with large fan-outs. Each I/O pin has an associated I/O cell register with a clock enable control on the periphery of the device. As outputs, these registers provide fast clock-to-output times; as inputs, they offer quick setup times.

MAX 9000 EPLDs provide 5.0-V in-system programmability (ISP). This feature allows the devices to be programmed and reprogrammed on the printed circuit board (PCB) for quick and efficient iterations during design development and debug cycles. MAX 9000 devices are guaranteed for 100 program and erase cycles.

MAX 9000 EPLDs contain 320 to 560 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. For increased flexibility, each macrocell offers a dual-output structure that allows the register and the product terms to be used independently. This feature allows register-rich and combinatorial-intensive designs to be implemented efficiently. The dual-output structure of the MAX 9000 macrocell also improves logic utilization, thus increasing the effective capacity of the devices. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms to provide up to 32 product terms per macrocell.

The MAX 9000 family provides programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the user to configure one or more macrocells to operate at 50% or less power while adding only a nominal timing delay. MAX 9000 devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. MAX 9000 devices offer the MultiVolt feature, which allows output drivers to be set for either 3.3-V or 5.0-V operation in mixed-voltage systems.

The MAX 9000 family is supported by Altera's MAX+PLUS II development system, a single, integrated software package that offers schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The MAX+PLUS II software provides EDIF 2 0 0 and 3 0 0, LPM, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The MAX+PLUS II software runs on Windows-based PCs as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet.

Functional Description

MAX 9000 devices use a third-generation MAX architecture that yields both high performance and a high degree of utilization for most applications. The MAX 9000 architecture includes the following elements:

- Logic array blocks
- Macrocells
- Expander product terms (shareable and parallel)
- FastTrack Interconnect
- Dedicated inputs
- I/O cells

Figure 1 shows a block diagram of the MAX 9000 architecture.

Macrocells

The MAX 9000 macrocell consists of three functional blocks: the product terms, the product-term select matrix, and the programmable register. The macrocell can be individually configured for both sequential and combinatorial logic operation. See Figure 3.

LAB Local Array Global Global 33 Row Clear Clocks FastTrack Parallel Interconnect 2 Expanders Inputs Macrocell Register Programmable (from Other Input Select Bypass Register Macrocells) To Row or Column FastTrack Clock/ Interconnect Product-(11) Enable ENA Select Select Matrix Clear Select 1 Local Array Feedback 16 Local 16 Shareable Feedbacks Expander Product

Figure 3. MAX 9000 Macrocell & Local Array

Combinatorial logic is implemented in the local array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the \mbox{OR} and \mbox{MOR} gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The MAX+PLUS II software automatically optimizes product-term allocation according to the logic requirements of the design.

Expander Product Terms


Although most logic functions can be implemented with the five product terms available in each macrocell, some logic functions are more complex and require additional product terms. Although another macrocell can supply the required logic resources, the MAX 9000 architecture also offers both shareable and parallel expander product terms that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the LAB local array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay ($t_{LOCAL} + t_{SEXP}$) is incurred when shareable expanders are used. Figure 4 shows how shareable expanders can feed multiple macrocells.

Figure 4. MAX 9000 Shareable Expanders

Shareable expanders can be shared by any or all macrocells in the LAB.




Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB. Figure 5 shows how parallel expanders can feed the neighboring macrocell.

Figure 5. MAX 9000 Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.



The MAX+PLUS II Compiler automatically allocates as many as three sets of up to five parallel expanders to macrocells that require additional product terms. Each set of expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them.

FastTrack Interconnect

In the MAX 9000 architecture, connections between macrocells and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal and vertical routing channels that traverse the entire device. This device-wide routing structure provides predictable performance even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance. Figure 6 shows the interconnection of four adjacent LABs with row and column interconnects.

A row interconnect channel can be fed by the output of the macrocell through a 4-to-1 multiplexer that the macrocell shares with three column channels. If the multiplexer is used for a macrocell-to-row connection, the three column signals can access another row channel via an additional 3-to-1 multiplexer. Within any LAB, the multiplexers provide all 48 column channels with access to 32 row channels.

Row-to-I/O Cell Connections

Figure 8 illustrates the connections between row interconnect channels and IOCs. An input signal from an IOC can drive two separate row channels. When an IOC is used as an output, the signal is driven by a 10-to-1 multiplexer that selects the row channels. Each end of the row channel feeds up to eight IOCs on the periphery of the device.

Figure 8. MAX 9000 Row-to-IOC Connections

Column-to-I/O Cell Connections

Each end of a column channel has up to 10 IOCs (see Figure 9). An input signal from an IOC can drive two separate column channels. When an IOC is used as an output, the signal is driven by a 17-to-1 multiplexer that selects the column channels.




Figure 9. MAX 9000 Column-to-IOC Connections

Dedicated Inputs

In addition to the general-purpose I/O pins, MAX 9000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution to the LABs and IOCs in the device, and are typically used for global clock, clear, and output enable control signals. The global control signals can feed the macrocell or IOC clock and clear inputs, as well as the IOC output enable. The dedicated inputs can also be used as general-purpose data inputs because they can feed the row FastTrack Interconnect (see Figure 2 on page 7).

I/O Cells

Figure 10 shows the IOC block diagram. Signals enter the MAX 9000 device from either the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOCs are located at the ends of the row and column interconnect channels.




Figure 10. MAX 9000 IOC

I/O pins can be used as input, output, or bidirectional pins. Each IOC has an IOC register with a clock enable input. This register can be used either as an input register for external data that requires fast setup times, or as an output register for data that requires fast clock-to-output performance. The IOC register clock enable allows the global clock to be used for fast clock-to-output performance, while maintaining the flexibility required for selective clocking.

The clock, clock enable, clear, and output enable controls for the IOCs are provided by a network of I/O control signals. These signals can be supplied by either the dedicated input pins or internal logic. The IOC control-signal paths are designed to minimize the skew across the device. All control-signal sources are buffered onto high-speed drivers that drive the signals around the periphery of the device. This "peripheral bus" can be configured to provide up to eight output enable signals, up to four clock signals, up to six clock enable signals, and up to two clear signals. Table 6 on page 18 shows the sources that drive the peripheral bus and how the IOC control signals share the peripheral bus.

The VCCIO pins can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels lower than 4.75 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} .

In-System Programmability (ISP)

MAX 9000 devices can be programmed in-system through a 4-pin JTAG interface. ISP offers quick and efficient iterations during design development and debug cycles. The MAX 9000 architecture internally generates the 12.0-V programming voltage required to program EEPROM cells, eliminating the need for an external 12.0-V power supply to program the devices on the board. During ISP, the I/O pins are tri-stated to eliminate board conflicts.

ISP simplifies the manufacturing flow by allowing the devices to be mounted on a printed circuit board with standard pick-and-place equipment before they are programmed. MAX 9000 devices can be programmed by downloading the information via in-circuit testers, embedded processors, or the Altera BitBlaster, ByteBlaster, or ByteBlasterMV download cable. (The ByteBlaster cable is obsolete and has been replaced by the ByteBlasterMV cable, which can interface with 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high pin-count packages (e.g., QFP packages) due to device handling. MAX 9000 devices can also be reprogrammed in the field (i.e., product upgrades can be performed in the field via software or modem).

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers platforms have difficulties supporting an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The programming times described in Tables 7 through 9 are associated with the worst-case method using the ISP algorithm.

| Table 7. MAX 9000 t _{PULSE} & Cycle _{TCK} Values | | | | | | | | | | |
|--|--------------------------------|-----------------------|-------------------------|-----------------------|--|--|--|--|--|--|
| Device | Device Programming Stand-Alone | | | | | | | | | |
| | t _{PPULSE} (s) | Cycle _{PTCK} | t _{VPULSE} (s) | Cycle _{VTCK} | | | | | | |
| EPM9320 EPM9320A | 11.79 | 2,966,000 | 0.15 | 1,806,000 | | | | | | |
| EPM9400 | 12.00 | 3,365,000 | 0.15 | 2,090,000 | | | | | | |
| EPM9480 | 12.21 | 3,764,000 | 0.15 | 2,374,000 | | | | | | |
| EPM9560 EPM9560A | 12.42 | 4,164,000 | 0.15 | 2,658,000 | | | | | | |

Tables 8 and 9 show the in-system programming and stand alone verification times for several common test clock frequencies.

| Table 8. MAX 9000 In-System Programming Times for Different Test Clock Frequencies | | | | | | | | | | |
|--|--------|-------|-------|-------|---------|---------|---------|--------|-------|--|
| Device | | | | f | TCK | | | | Units | |
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | | |
| EPM9320 EPM9320A | 12.09 | 12.38 | 13.27 | 14.76 | 17.72 | 26.62 | 41.45 | 71.11 | S | |
| EPM9400 | 12.34 | 12.67 | 13.68 | 15.37 | 18.73 | 28.83 | 45.65 | 79.30 | S | |
| EPM9480 | 12.59 | 12.96 | 14.09 | 15.98 | 19.74 | 31.03 | 49.85 | 87.49 | S | |
| EPM9560 EPM9560A | 12.84 | 13.26 | 14.50 | 16.59 | 20.75 | 33.24 | 54.06 | 95.70 | S | |

| Table 9. MAX 9000 Stand-Alone Verification Times for Different Test Clock Frequencies | | | | | | | | | | | |
|---|--------|-------|-------|-------|---------|---------|---------|--------|-------|--|--|
| Device | | | | f | TCK | | | | Units | | |
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | | | |
| EPM9320 EPM9320A | 0.33 | 0.52 | 1.06 | 1.96 | 3.77 | 9.18 | 18.21 | 36.27 | S | | |
| EPM9400 | 0.36 | 0.57 | 1.20 | 2.24 | 4.33 | 10.60 | 21.05 | 41.95 | S | | |
| EPM9480 | 0.39 | 0.63 | 1.34 | 2.53 | 4.90 | 12.02 | 23.89 | 47.63 | S | | |
| EPM9560 EPM9560A | 0.42 | 0.69 | 1.48 | 2.81 | 5.47 | 13.44 | 26.73 | 53.31 | S | | |

The instruction register length for MAX 9000 devices is 10 bits. EPM9320A and EPM9560A devices support a 16-bit UESCODE register. Tables 11 and 12 show the boundary-scan register length and device IDCODE information for MAX 9000 devices.

| Table 11. MAX 9000 Boundary-Scan Register Length | | | | | | | |
|--|-----|--|--|--|--|--|--|
| Device Boundary-Scan Register Length | | | | | | | |
| EPM9320, EPM9320A 504 | | | | | | | |
| EPM9400 | 552 | | | | | | |
| EPM9480 600 | | | | | | | |
| EPM9560, EPM9560A 648 | | | | | | | |

| Table 12. 32-Bit MAX 9000 Device IDCODENote (1) | | | | | | | | | |
|---|---------------------|---------------------|-------------|---|--|--|--|--|--|
| Device | | IDCODE (32 Bits) | | | | | | | |
| | Version (4 Bits) | | | | | | | | |
| EPM9320A (3) | 0000 | 1001 0011 0010 0000 | 00001101110 | 1 | | | | | |
| EPM9400 | 0000 | 1001 0100 0000 0000 | 00001101110 | 1 | | | | | |
| EPM9480 | 0000 | 1001 0100 1000 0000 | 00001101110 | 1 | | | | | |
| EPM9560A (3) | 0000 | 1001 0101 0110 0000 | 00001101110 | 1 | | | | | |

Notes:

- (1) The IDCODE's least significant bit (LSB) is always 1.
- (2) The most significant bit (MSB) is on the left.
- (3) Although the EPM9320A and EPM9560A devices support the IDCODE instruction, the EPM9320 and EPM9560 devices do not.

Figure 11 shows the timing requirements for the JTAG signals.




Figure 11. MAX 9000 JTAG Waveforms


Table 13 shows the JTAG timing parameters and values for MAX 9000 devices.

| Table 1 | Table 13. JTAG Timing Parameters & Values for MAX 9000 Devices | | | | | | | | | | |
|-------------------|--|-----|-----|------|--|--|--|--|--|--|--|
| Symbol | Parameter | Min | Max | Unit | | | | | | | |
| t _{JCP} | TCK clock period | 100 | | ns | | | | | | | |
| t _{JCH} | TCK clock high time | 50 | | ns | | | | | | | |
| t _{JCL} | TCK clock low time | 50 | | ns | | | | | | | |
| t _{JPSU} | JTAG port setup time | 20 | | ns | | | | | | | |
| t _{JPH} | JTAG port hold time | 45 | | ns | | | | | | | |
| t _{JPCO} | JTAG port clock to output | | 25 | ns | | | | | | | |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns | | | | | | | |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns | | | | | | | |
| t _{JSSU} | Capture register setup time | 20 | | ns | | | | | | | |
| t _{JSH} | Capture register hold time | 45 | | ns | | | | | | | |
| t _{JSCO} | Update register clock to output | | 25 | ns | | | | | | | |
| t _{JSZX} | Update register high impedance to valid output | | 25 | ns | | | | | | | |
| t _{JSXZ} | Update register valid output to high impedance | | 25 | ns | | | | | | | |



For detailed information on JTAG operation in MAX 9000 devices, refer to Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices).

Figure 14. MAX 9000 Timing Model





Tables 21 through 24 show timing for MAX 9000 devices.

| Symbol | Parameter | Cond | Conditions | | Speed Grade | | | | | |
|------------------|---|------------|------------|---------|-------------|---------|------|---------|------|-----|
| | | | | -1 | 10 | -1 | 5 | -2 | 20 | • |
| | | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Row I/O pin input to row I/O pin output | C1 = 35 pF | (2) | | 10.0 | | 15.0 | | 20.0 | ns |
| t _{PD2} | Column I/O pin input to column I/O pin output | C1 = 35 pF | EPM9320A | | 10.8 | | | | | ns |
| | | (2) | EPM9320 | | | | 16.0 | | 23.0 | ns |
| | | | EPM9400 | | | | 16.2 | | 23.2 | ns |
| | | | EPM9480 | | | | 16.4 | | 23.4 | ns |
| | | | EPM9560A | | 11.4 | | | | | ns |
| | | | EPM9560 | | | | 16.6 | | 23.6 | ns |
| t _{FSU} | Global clock setup time for I/O cell | | | 3.0 | | 5.0 | | 6.0 | | ns |
| t _{FH} | Global clock hold time for I/O cell | | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FCO} | Global clock to I/O cell output delay | C1 = 35 pF | | 1.0 (3) | 4.8 | 1.0 (3) | 7.0 | 1.0 (3) | 8.5 | ns |
| t _{CNT} | Minimum internal global clock period | (4) | | | 6.9 | | 8.5 | | 10.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (4) | | 144.9 | | 117.6 | | 100.0 | | MHz |

| Table 22 | Table 22. MAX 9000 Internal Timing Characteristics Note (1) | | | | | | | | | | |
|-------------------|---|------------|-----|------|-------|-------|-----|------|------|--|--|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit | | |
| | | | | 10 | -1 | 15 | -2 | 20 | | | |
| | | | Min | Max | Min | Max | Min | Max | | | |
| t_{LAD} | Logic array delay | | | 3.5 | | 4.0 | | 4.5 | ns | | |
| t _{LAC} | Logic control array delay | | | 3.5 | | 4.0 | | 4.5 | ns | | |
| t _{IC} | Array clock delay | | | 3.5 | | 4.0 | | 4.5 | ns | | |
| t _{EN} | Register enable time | | | 3.5 | | 4.0 | | 4.5 | ns | | |
| t _{SEXP} | Shared expander delay | | | 3.5 | | 5.0 | | 7.5 | ns | | |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 1.0 | | 2.0 | ns | | |
| t _{RD} | Register delay | | | 0.5 | | 1.0 | | 1.0 | ns | | |
| t _{COMB} | Combinatorial delay | | | 0.4 | | 1.0 | | 1.0 | ns | | |
| t _{SU} | Register setup time | | 2.4 | | 3.0 | | 4.0 | | ns | | |
| t _H | Register hold time | | 2.0 | | 3.5 | | 4.5 | | ns | | |
| t _{PRE} | Register preset time | | | 3.5 | | 4.0 | | 4.5 | ns | | |
| t _{CLR} | Register clear time | | | 3.7 | | 4.0 | | 4.5 | ns | | |
| t _{FTD} | FastTrack drive delay | | | 0.5 | | 1.0 | | 2.0 | ns | | |
| t_{LPA} | Low-power adder | (5) | | 10.0 | | 15.0 | | 20.0 | ns | | |










Figure 15. I_{CC} vs. Frequency for MAX 9000 Devices (Part 2 of 2)

Device Pin-Outs

Tables 26 through 29 show the dedicated pin names and numbers for each EPM9320, EPM9320A, EPM9400, EPM9480, EPM9560, and EPM9560A device package.

| Table 26. EPM9320 & EPM9320A Dedicated Pin-Outs (Part 1 of 2) Note (1) | | | | | | | | | | | |
|--|-----------------|--------------|-----------------|-------------|--|--|--|--|--|--|--|
| Pin Name | 84-Pin PLCC (2) | 208-Pin RQFP | 280-Pin PGA (3) | 356-Pin BGA | | | | | | | |
| DIN1 (GCLK1) | 1 | 182 | V10 | AD13 | | | | | | | |
| DIN2 (GCLK2) | 84 | 183 | U10 | AF14 | | | | | | | |
| DIN3 (GCLR) | 13 | 153 | V17 | AD1 | | | | | | | |
| DIN4 (GOE) | 72 | 4 | W2 | AC24 | | | | | | | |
| TCK | 43 | 78 | A9 | A18 | | | | | | | |
| TMS | 55 | 49 | D6 | E23 | | | | | | | |
| TDI | 42 | 79 | C11 | A13 | | | | | | | |
| TDO | 30 | 108 | A18 | D3 | | | | | | | |

| Table 28. EPM9480 Dedicated Pin-OutsNote (1) | | | | | | | | |
|--|---|--|--|--|--|--|--|--|
| Pin Name | 208-Pin RQFP | 240-Pin RQFP | | | | | | |
| DIN1 (GCLK1) | 182 | 210 | | | | | | |
| DIN2 (GCLK2) | 183 | 211 | | | | | | |
| DIN3 (GCLR) | 153 | 187 | | | | | | |
| DIN4 (GOE) | 4 | 234 | | | | | | |
| TCK | 78 | 91 | | | | | | |
| TMS | 49 | 68 | | | | | | |
| TDI | 79 | 92 | | | | | | |
| TDO | 108 | 114 | | | | | | |
| GND | 14, 20, 24, 31, 35, 41, 42, 43, 44, 46, 47, 66, 85, 102, 110, 113, 114, 115, 116, 118, 121, 122, 132, 133, 143, 152, 170, 189, 206 | 5, 14, 25, 34, 45, 54, 65, 66, 81, 96, 110, 115, 126, 127, 146, 147, 166, 167, 186, 200, 216, 229 | | | | | | |
| VCCINT (5.0 V only) | 10, 19, 30, 45, 112, 128, 139, 148 | 4, 24, 44, 64, 117, 137, 157, 177 | | | | | | |
| VCCIO (3.3 or 5.0 V) | 5, 25, 36, 55, 72, 91, 111, 127, 138, 159, 176, 195 | 15, 35, 55, 73, 86, 101, 116, 136, 156, 176, 192, 205, 220, 235 | | | | | | |
| No Connect (N.C.) | 6, 7, 8, 9, 109, 149, 150, 151 | 1, 2, 3, 178, 179, 180, 181, 182, 183, 184, 185, 236, 237, 238, 239, 240 | | | | | | |
| VPP (2) | 48 | 67 | | | | | | |
| Total User I/O Pins (3) | 146 | 175 | | | | | | |

Notes:

- (1) All pins not listed are user I/O pins.
- (2) During in-system programming, each device's VPP pin must be connected to the 5.0-V power supply. During normal device operation, the VPP pin is pulled up internally and can be connected to the 5.0-V supply or left unconnected.
- (3) The user I/O pin count includes dedicated input pins and all I/O pins.

| Table 29. EF | Table 29. EPM9560 & EPM9560A Dedicated Pin-Outs (Part 2 of 2) Note (1) | | | | | | | | | | |
|----------------------------|--|--------------|-----------------|---|---|--|--|--|--|--|--|
| Pin Name | 208-Pin RQFP | 240-Pin RQFP | 280-Pin PGA (2) | 304-Pin RQFP (2) | 356-Pin BGA | | | | | | |
| No Connect (N.C.) | 109 | | B6, W1 | 1, 2, 76, 77, 78, 79, 80, 81, 82, 83, 84, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 297, 298, 299, 300, 301, 302, 303, 304 | B4, B5, B6, B7, B8, B9, B11, B12, B13, B14, B15, B16, B18, B19, B20, B21, B22, B23, C4, C23, D4, D23, E4, E22, F4, F23, G4, H4, H23, J23, K4, L4, L23, N4, P4, P23, T4, T23, U4, V4, V23, W4, Y4, AA4, AA23, AB4, AB23, AC23, AD4, AD23, AE4, AE5, AE6, AE7, AE9, AE11, AE12, AE14, AE15, AE16, AE18, AE19, AE20, AE21, AE22, AE23 | | | | | | |
| VPP (3) | 48 | 67 | C4 | 75 | E25 | | | | | | |
| Total User I/O Pins (4) | 153 | 191 | 216 | 216 | 216 | | | | | | |

Notes:

- (1) All pins not listed are user I/O pins.
- (2) EPM9560A devices are not offered in this package.
- (3) During in-system programming, each device's VPP pin must be connected to the 5.0-V power supply. During normal device operation, the VPP pin is pulled up internally and can be connected to the 5.0-V supply or left unconnected.
- (4) The user I/O pin count includes dedicated input pins and all I/O pins.