



Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	35
Number of Macrocells	560
Number of Gates	12000
Number of I/O	191
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm9560arc240-10n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# General Description

The MAX 9000 family of in-system-programmable, high-density, high-performance EPLDs is based on Altera's third-generation MAX architecture. Fabricated on an advanced CMOS technology, the EEPROM-based MAX 9000 family provides 6,000 to 12,000 usable gates, pin-to-pin delays as fast as 10 ns, and counter speeds of up to 144 MHz. The -10 speed grade of the MAX 9000 family is compliant with the *PCI Local Bus Specification, Revision 2.2.* Table 3 shows the speed grades available for MAX 9000 devices.

Table 3. MAX 9000 Speed Grade Availability					
Device	Speed Grade				
	-10	-15	-20		
EPM9320		✓	✓		
EPM9320A	✓				
EPM9400		✓	✓		
EPM9480		✓	✓		
EPM9560		✓	✓		
EPM9560A	✓				

Table 4 shows the performance of MAX 9000 devices for typical functions.

Table 4. MAX 9000 Performance Note (1)						
Application	Macrocells Used		Speed Grade			
		-10	-15	-20		
16-bit loadable counter	16	144	118	100	MHz	
16-bit up/down counter	16	144	118	100	MHz	
16-bit prescaled counter	16	144	118	100	MHz	
16-bit address decode	1	5.6 (10)	7.9 (15)	10 (20)	ns	
16-to-1 multiplexer	1	7.7 (12.1)	10.9 (18)	16 (26)	ns	

### Note:

(1) Internal logic array block (LAB) performance is shown. Numbers in parentheses show external delays from row input pin to row I/O pin.

The MAX 9000 architecture supports high-density integration of system-level logic functions. It easily integrates multiple programmable logic devices ranging from PALs, GALs, and 22V10s to field-programmable gate array (FPGA) devices and EPLDs.

For registered functions, each macrocell register can be individually programmed for D, T, JK, or SR operation with programmable clock control. The flipflop can also be bypassed for combinatorial operation. During design entry, the user specifies the desired register type; the MAX+PLUS II software then selects the most efficient register operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- By either global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins (DIN1 and DIN2).

Each register also supports asynchronous preset and clear functions. As shown in Figure 3, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear inputs to registers are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the dedicated global clear pin (DIN3). The global clear can be programmed for active-high or active-low operation.


All MAX 9000 macrocells offer a dual-output structure that provides independent register and combinatorial logic output within the same macrocell. This function is implemented by a process called register packing. When register packing is used, the product-term select matrix allocates one product term to the D input of the register, while the remaining product terms can be used to implement unrelated combinatorial logic. Both the registered and the combinatorial output of the macrocell can feed either the FastTrack Interconnect or the LAB local array.

### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB. Figure 5 shows how parallel expanders can feed the neighboring macrocell.

Figure 5. MAX 9000 Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.



A row interconnect channel can be fed by the output of the macrocell through a 4-to-1 multiplexer that the macrocell shares with three column channels. If the multiplexer is used for a macrocell-to-row connection, the three column signals can access another row channel via an additional 3-to-1 multiplexer. Within any LAB, the multiplexers provide all 48 column channels with access to 32 row channels.

### Row-to-I/O Cell Connections

Figure 8 illustrates the connections between row interconnect channels and IOCs. An input signal from an IOC can drive two separate row channels. When an IOC is used as an output, the signal is driven by a 10-to-1 multiplexer that selects the row channels. Each end of the row channel feeds up to eight IOCs on the periphery of the device.

Figure 8. MAX 9000 Row-to-IOC Connections

### Column-to-I/O Cell Connections

Each end of a column channel has up to 10 IOCs (see Figure 9). An input signal from an IOC can drive two separate column channels. When an IOC is used as an output, the signal is driven by a 17-to-1 multiplexer that selects the column channels.




Figure 9. MAX 9000 Column-to-IOC Connections

## **Dedicated Inputs**

In addition to the general-purpose I/O pins, MAX 9000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution to the LABs and IOCs in the device, and are typically used for global clock, clear, and output enable control signals. The global control signals can feed the macrocell or IOC clock and clear inputs, as well as the IOC output enable. The dedicated inputs can also be used as general-purpose data inputs because they can feed the row FastTrack Interconnect (see Figure 2 on page 7).

### I/O Cells

Figure 10 shows the IOC block diagram. Signals enter the MAX 9000 device from either the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOCs are located at the ends of the row and column interconnect channels.

## **Programming Sequence**

During in-system programming, instructions, addresses, and data are shifted into the MAX 9000 device through the  $\mathtt{TDI}$  input pin. Data is shifted out through the  $\mathtt{TDO}$  output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- Check ID. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- Bulk Erase. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

# **Programming Times**

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

The programming times described in Tables 7 through 9 are associated with the worst-case method using the ISP algorithm.

Table 7. MAX 9000 t <sub>PULSE</sub> & Cycle <sub>TCK</sub> Values						
Device	Progra	Programming		e Verification		
	t <sub>PPULSE</sub> (s)	Cycle <sub>PTCK</sub>	t <sub>VPULSE</sub> (s)	Cycle <sub>VTCK</sub>		
EPM9320 EPM9320A	11.79	2,966,000	0.15	1,806,000		
EPM9400	12.00	3,365,000	0.15	2,090,000		
EPM9480	12.21	3,764,000	0.15	2,374,000		
EPM9560 EPM9560A	12.42	4,164,000	0.15	2,658,000		

Tables 8 and 9 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 8. MAX 9000 In-System Programming Times for Different Test Clock Frequencies									
Device		f <sub>TCK</sub>						Units	
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM9320 EPM9320A	12.09	12.38	13.27	14.76	17.72	26.62	41.45	71.11	S
EPM9400	12.34	12.67	13.68	15.37	18.73	28.83	45.65	79.30	S
EPM9480	12.59	12.96	14.09	15.98	19.74	31.03	49.85	87.49	S
EPM9560 EPM9560A	12.84	13.26	14.50	16.59	20.75	33.24	54.06	95.70	S

Table 9. MAX 9000 Stand-Alone Verification Times for Different Test Clock Frequencies									
Device		f <sub>TCK</sub>						Units	
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM9320 EPM9320A	0.33	0.52	1.06	1.96	3.77	9.18	18.21	36.27	S
EPM9400	0.36	0.57	1.20	2.24	4.33	10.60	21.05	41.95	S
EPM9480	0.39	0.63	1.34	2.53	4.90	12.02	23.89	47.63	S
EPM9560 EPM9560A	0.42	0.69	1.48	2.81	5.47	13.44	26.73	53.31	S

# Programming with External Hardware

MAX 9000 devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs continuity checking to ensure adequate electrical contact between the adapter and the device.



For more information, see the Altera Programming Hardware Data Sheet.

The MAX+PLUS II software can use text- or waveform-format test vectors created with the MAX+PLUS II Text Editor or Waveform Editor to test a programmed device. For added design verification, designers can perform functional testing to compare the functional behavior of a MAX 9000 device with the results of simulation.

Data I/O, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.



For more information, see Programming Hardware Manufacturers.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 9000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 10 describes the JTAG instructions supported by the MAX 9000 family. The pin-out tables starting on page 38 show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 10. MAX 9000	Table 10. MAX 9000 JTAG Instructions					
JTAG Instruction	Description					
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.					
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.					
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.					
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be shifted out of TDO. Supported by the EPM9320A, EPM9400, EPM9480, and EPM9560A devices only.					
UESCODE	Selects the user electronic signature (UESCODE) register and allows the UESCODE to be shifted out of TDO serially. This instruction is supported by MAX 9000A devices only.					
ISP Instructions	These instructions are used when programming MAX 9000 devices via the JTAG ports with the BitBlaster or ByteBlasterMV download cable, or using a Jam File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format (.svf) File via an embedded processor or test equipment.					

The instruction register length for MAX 9000 devices is 10 bits. EPM9320A and EPM9560A devices support a 16-bit UESCODE register. Tables 11 and 12 show the boundary-scan register length and device IDCODE information for MAX 9000 devices.

Table 11. MAX 9000 Boundary-Scan Register Length				
Device Boundary-Scan Register Length				
EPM9320, EPM9320A	504			
EPM9400	552			
EPM9480	600			
EPM9560, EPM9560A	648			

Table 12. 32-Bit MAX 9000 Device IDCODE Note (1)							
Device		IDCODE (32 Bits)					
	Version (4 Bits)	Part Number (16 Bits) (2)	Manufacturer's Identity (11 Bits)	1 (1 Bit)			
EPM9320A (3)	0000	1001 0011 0010 0000	00001101110	1			
EPM9400	0000	1001 0100 0000 0000	00001101110	1			
EPM9480	0000	1001 0100 1000 0000	00001101110	1			
EPM9560A (3)	0000	1001 0101 0110 0000	00001101110	1			

### Notes:

- (1) The IDCODE's least significant bit (LSB) is always 1.
- (2) The most significant bit (MSB) is on the left.
- (3) Although the EPM9320A and EPM9560A devices support the IDCODE instruction, the EPM9320 and EPM9560 devices do not.

Figure 11 shows the timing requirements for the JTAG signals.

Table 1	Table 16. MAX 9000 Device DC Operating Conditions Notes (5), (6)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V <sub>IH</sub>	High-level input voltage	(7)	2.0	V <sub>CCINT</sub> + 0.5	٧			
V <sub>IL</sub>	Low-level input voltage		-0.5	0.8	V			
V <sub>OH</sub>	5.0-V high-level TTL output voltage	I <sub>OH</sub> = -4 mA DC, V <sub>CCIO</sub> = 4.75 V (8)	2.4		V			
	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -4 mA DC, V <sub>CCIO</sub> = 3.00 V (8)	2.4		V			
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1$ mA DC, $V_{CCIO} = 3.00$ V (8)	V <sub>CCIO</sub> – 0.2		V			
V <sub>OL</sub>	5.0-V low level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 4.75 V (8)		0.45	V			
	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V (8)		0.45	V			
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (8)		0.2	V			
I <sub>I</sub>	I/O pin leakage current of dedicated input pins	V <sub>I</sub> = -0.5 to 5.5 V (9)	-10	10	μА			
I <sub>OZ</sub>	Tri-state output off-state current	$V_1 = -0.5 \text{ to } 5.5 \text{ V}$	-40	40	μΑ			

Table 1	Table 17. MAX 9000 Device Capacitance: EPM9320, EPM9400, EPM9480 & EPM9560 Devices       Note (10)						
Symbol	Parameter	Conditions	Min	Max	Unit		
C <sub>DIN1</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		18	pF		
C <sub>DIN2</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		18	pF		
C <sub>DIN3</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		17	pF		
C <sub>DIN4</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		20	pF		
C <sub>I/O</sub>	I/O pin capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF		

Table 1	8. MAX 9000A Device Capacitan	Note (10)			
Symbol	Parameter	Conditions	Min	Max	Unit
C <sub>DIN1</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		16	pF
C <sub>DIN2</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF
C <sub>DIN3</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF
C <sub>DIN4</sub>	Dedicated input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF
C <sub>I/O</sub>	I/O pin capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF

Table 19. MAX 9000 Device Typical I <sub>CC</sub> Supply Current Values								
Symbol	Parameter Conditions EPM9320 EPM9400 EPM9480 EPM9560 Uni							
I <sub>CC1</sub>	I <sub>CC</sub> supply current (low-power mode, standby, typical)	V <sub>I</sub> = ground, no load (11)	106	132	140	146	mA	


Table 20. MAX 9000A Device Typical I <sub>CC</sub> Supply Current Values								
Symbol	Parameter Conditions EPM9320A EPM9560A Unit							
I <sub>CC1</sub>	I <sub>CC</sub> supply current (low-power mode, standby, typical)	V <sub>I</sub> = ground, no load <i>(11)</i>	99	174	mA			

### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input on I/O pins is −0.5 V and on the four dedicated input pins is −0.3 V. During transitions, the inputs may undershoot to −2.0 V or overshoot to 7.0 V for periods shorter than 20 ns under no-load conditions.
- V<sub>CC</sub> must rise monotonically.
- (4) Numbers in parentheses are for industrial-temperature-range devices.
- (5) Typical values are for  $T_A = 25^{\circ}$  C and  $V_{CC} = 5.0$  V.
- (6) These values are specified under the MAX 9000 recommended operating conditions, shown in Table 15 on page 27.
- (7) During in-system programming, the minimum  $V_{IH}$  of the JTAG TCK pin is 3.6 V. The minimum  $V_{IH}$  of this pin during JTAG testing remains at 2.0 V. To attain this 3.6-V  $V_{IH}$  during programming, the ByteBlaster and ByteBlasterMV download cables must have a 5.0-V  $V_{CC}$ .
- (8) This parameter is measured with 50% of the outputs each sinking 12 mA. The  $I_{OH}$  parameter refers to high-level TTL or CMOS output current; the  $I_{OL}$  parameter refers to the low-level TTL or CMOS output current.
- (9) JTAG pin input leakage is typically –60 μA.
- (10) Capacitance is sample-tested only and is measured at 25° C.
- (11) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB. I<sub>CC</sub> is measured at 0° C.

Figure 13 shows typical output drive characteristics for MAX 9000 devices with 5.0-V and 3.3-V  $V_{\rm CCIO}.\,$ 





### Note:

(1) Output drive characteristics include the JTAG TDO pin.

# **Timing Model**

The continuous, high-performance FastTrack Interconnect ensures predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and hence have unpredictable performance. Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time prediction, and device-wide performance analysis.


The MAX 9000 timing model in Figure 14 shows the delays that correspond to various paths and functions in the circuit. This model contains three distinct parts: the macrocell, IOC, and interconnect, including the row and column FastTrack Interconnect and LAB local array paths. Each parameter shown in Figure 14 is expressed as a worst-case value in the internal timing characteristics tables in this data sheet. Hand-calculations that use the MAX 9000 timing model and these timing parameters can be used to estimate MAX 9000 device performance.




For more information on calculating MAX 9000 timing delays, see *Application Note 77 (Understanding MAX 9000 Timing)*.

Table 22	Table 22. MAX 9000 Internal Timing Characteristics Note (1)								
Symbol	Parameter	Conditions		Speed Grade					Unit
				-10		-15		-20	
			Min	Max	Min	Max	Min	Max	
$t_{LAD}$	Logic array delay			3.5		4.0		4.5	ns
t <sub>LAC</sub>	Logic control array delay			3.5		4.0		4.5	ns
t <sub>IC</sub>	Array clock delay			3.5		4.0		4.5	ns
t <sub>EN</sub>	Register enable time			3.5		4.0		4.5	ns
t <sub>SEXP</sub>	Shared expander delay			3.5		5.0		7.5	ns
t <sub>PEXP</sub>	Parallel expander delay			0.5		1.0		2.0	ns
t <sub>RD</sub>	Register delay			0.5		1.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.4		1.0		1.0	ns
t <sub>SU</sub>	Register setup time		2.4		3.0		4.0		ns
t <sub>H</sub>	Register hold time		2.0		3.5		4.5		ns
t <sub>PRE</sub>	Register preset time			3.5		4.0		4.5	ns
t <sub>CLR</sub>	Register clear time			3.7		4.0		4.5	ns
t <sub>FTD</sub>	FastTrack drive delay			0.5		1.0		2.0	ns
$t_{LPA}$	Low-power adder	(5)		10.0		15.0		20.0	ns







### Notes:

- (1) All pins not listed are user I/O pins.
- (2) Perform a complete thermal analysis before committing a design to this device package. See Application Note 74 (Evaluating Power for Altera Devices).
- (3) EPM9320A devices are not offered in this package.
- (4) During in-system programming, each device's VPP pin must be connected to the 5.0-V power supply. During normal device operation, the VPP pin is pulled up internally and can be connected to the 5.0-V supply or left unconnected.
- (5) The user I/O pin count includes dedicated input pins and all I/O pins.

Table 27. EPM9400 Ded	licated Pin-Outs Note (1)		
Pin Name	84-Pin PLCC (2)	208-Pin RQFP	240-Pin RQFP
DIN1 (GCLK1)	2	182	210
DIN2 (GCLK2)	1	183	211
DIN3 (GCLR)	12	153	187
DIN4 (GOE)	74	4	234
TCK	43	78	91
TMS	54	49	68
TDI	42	79	92
TDO	31	108	114
GND	6, 13, 20, 26, 27, 47, 60, 66, 69, 73	14, 20, 24, 31, 35, 41, 42, 43, 44, 46, 47, 66, 85, 102, 110, 113, 114, 115, 116, 118, 121, 122, 132, 133, 143, 152, 170, 189, 206	5, 14, 25, 34, 45, 54, 65, 66, 81, 96, 110, 115, 126, 127, 146, 147, 166, 167, 186, 200, 216, 229
VCCINT (5.0 V only)	16, 23, 30, 56, 63, 70	10, 19, 30, 45, 112, 128, 139, 148	4, 24, 44, 64, 117, 137, 157, 177
VCCIO (3.3 or 5.0 V)	17, 37, 59, 80	5, 25, 36, 55, 72, 91, 111, 127, 138, 159, 176, 195	15, 35, 55, 73, 86, 101, 116, 136, 156, 176, 192, 205, 220, 235
No Connect (N.C.)	_	6, 7, 8, 9, 11, 12, 13, 109, 144, 145, 146, 147, 149, 150, 151	1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 168, 169, 170, 171, 172, 173, 174, 175, 178, 179, 180, 181, 182, 183, 184, 185, 236, 237, 238, 239, 240
VPP (3)	55	48	67
Total User I/O Pins (4)	59	139	159

### Notes:

- (1) All pins not listed are user I/O pins.
- (2) Perform a complete thermal analysis before committing a design to this device package. See *Application Note 74* (Evaluating Power for Altera Devices) for more information.
- (3) During in-system programming, each device's VPP pin must be connected to the 5.0-V power supply. During normal device operation, the VPP pin is pulled up internally and can be connected to the 5.0-V supply or left unconnected.
- (4) The user I/O pin count includes dedicated input pins and all I/O pins.

Table 28. EPM9480 Dedicated Pin-Outs Note (1)						
Pin Name	208-Pin RQFP	240-Pin RQFP				
DIN1 (GCLK1)	182	210				
DIN2 (GCLK2)	183	211				
DIN3 (GCLR)	153	187				
DIN4 (GOE)	4	234				
TCK	78	91				
TMS	49	68				
TDI	79	92				
TDO	108	114				
GND	14, 20, 24, 31, 35, 41, 42, 43, 44, 46, 47, 66, 85, 102, 110, 113, 114, 115, 116, 118, 121, 122, 132, 133, 143, 152, 170, 189, 206	5, 14, 25, 34, 45, 54, 65, 66, 81, 96, 110, 115, 126, 127, 146, 147, 166, 167, 186, 200, 216, 229				
VCCINT (5.0 V only)	10, 19, 30, 45, 112, 128, 139, 148	4, 24, 44, 64, 117, 137, 157, 177				
VCCIO (3.3 or 5.0 V)	5, 25, 36, 55, 72, 91, 111, 127, 138, 159, 176, 195	15, 35, 55, 73, 86, 101, 116, 136, 156, 176, 192, 205, 220, 235				
No Connect (N.C.)	6, 7, 8, 9, 109, 149, 150, 151	1, 2, 3, 178, 179, 180, 181, 182, 183, 184, 185, 236, 237, 238, 239, 240				
VPP (2)	48	67				
Total User I/O Pins (3)	146	175				

### Notes:

- (1) All pins not listed are user I/O pins.
- (2) During in-system programming, each device's VPP pin must be connected to the 5.0-V power supply. During normal device operation, the VPP pin is pulled up internally and can be connected to the 5.0-V supply or left unconnected.
- (3) The user I/O pin count includes dedicated input pins and all I/O pins.

Pin Name	208-Pin RQFP	240-Pin RQFP	280-Pin PGA (2)	304-Pin RQFP (2)	356-Pin BGA
DIN1 (GCLK1)	182	210	V10	266	AD13
DIN2 (GCLK2)	183	211	U10	267	AF14
DIN3 (GCLR)	153	187	V17	237	AD1
DIN4 (GOE)	4	234	W2	296	AC24
TCK	78	91	A9	114	A18
TMS	49	68	D6	85	E23
TDI	79	92	C11	115	A13
TDO	108	114	A18	144	D3
GND	14, 20, 24, 31, 35, 41, 42, 43, 44, 46, 47, 66, 85, 102, 110, 113, 114, 115, 116, 118, 121, 122, 132, 133, 143, 152, 170, 189, 206	5, 14, 25, 34, 45, 54, 65, 66, 81, 96, 110, 115, 126, 127, 146, 147, 166, 167, 186, 200, 216, 229	D4, D5, D16, E4, E5, E6, E15, E16, F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P4, P5, P15, P16, R4, R5, R15, R16, T4, T5, T16	13, 22, 33, 42, 53, 62, 73, 74, 102, 121, 138, 155, 166, 167, 186, 187, 206, 207, 226, 254, 273, 290	A9, A22, A25, A26, B25, B26, D2, E1, E26, F2, G1, G25, G26, H2, J1, J25, J26, K2, L26, M26, N1 N25, P26, R2, T1 U2, U26, V1, V25 W25, Y26, AA2, AB1, AB26, AC26, AE1, AF1, AF2, AF4, AF7, AF20
VCCINT (5.0 V only)	10, 19, 30, 45, 112, 128, 139, 148	4, 24, 44, 64, 117, 137, 157, 177	D15, E8, E10, E12, E14, R7, R9, R11, R13, R14, T14	12, 32, 52, 72, 157, 177, 197, 217	D26, F1, H1, K26 N26, P1, U1, W26, AE26, AF25, AF26
VCCIO (3.3 or 5.0 V)	5, 25, 36, 55, 72, 91, 111, 127, 138, 159, 176, 195	15, 35, 55, 73, 86, 101, 116, 136, 156, 176, 192, 205, 220, 235	D14, E7, E9, E11, E13, R6, R8, R10, R12, T13, T15	3, 23, 43, 63, 91, 108, 127, 156, 176, 196, 216, 243, 260, 279	A1, A2, A21, B1, B10, B24, D1, H26, K1, M25, R1, V26, AA1, AC25, AF5, AF8, AF19

Table 29. EF	Table 29. EPM9560 & EPM9560A Dedicated Pin-Outs (Part 2 of 2) Note (1)							
Pin Name	208-Pin RQFP	240-Pin RQFP	280-Pin PGA (2)	304-Pin RQFP (2)	356-Pin BGA			
No Connect (N.C.)	109		B6, W1	1, 2, 76, 77, 78, 79, 80, 81, 82, 83, 84, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 297, 298, 299, 300, 301, 302, 303, 304	B4, B5, B6, B7, B8, B9, B11, B12, B13, B14, B15, B16, B18, B19, B20, B21, B22, B23, C4, C23, D4, D23, E4, E22, F4, F23, G4, H4, H23, J23, K4, L4, L23, N4, P4, P23, T4, T23, U4, V4, V23, W4, Y4, AA4, AA23, AB4, AB23, AC23, AD4, AD23, AE4, AE5, AE6, AE7, AE9, AE11, AE12, AE14, AE15, AE16, AE18, AE19, AE20, AE21, AE22, AE23			
VPP (3)	48	67	C4	75	E25			
Total User I/O Pins (4)	153	191	216	216	216			

### Notes:

- (1) All pins not listed are user I/O pins.
- (2) EPM9560A devices are not offered in this package.
- (3) During in-system programming, each device's VPP pin must be connected to the 5.0-V power supply. During normal device operation, the VPP pin is pulled up internally and can be connected to the 5.0-V supply or left unconnected.
- (4) The user I/O pin count includes dedicated input pins and all I/O pins.