



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 15 ns |
| Voltage Supply - Internal | 4.75V ~ 5.25V |
| Number of Logic Elements/Blocks | 35 |
| Number of Macrocells | 560 |
| Number of Gates | 12000 |
| Number of I/O | 153 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 208-BFQFP Exposed Pad |
| Supplier Device Package | 208-RQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm9560rc208-15 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More Features

- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable security bit for protection of proprietary designs
- Software design support and automatic place-and-route provided by Altera's MAX+PLUS® II development system on Windows-based PCs as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), BitBlasterTM serial download cable, ByteBlasterTM parallel port download cable, and ByteBlasterMVTM parallel port download cable, as well as programming hardware from third-party manufacturers
- Offered in a variety of package options with 84 to 356 pins (see Table 2)

| Table 2. M/ | Table 2. MAX 9000 Package Options & I/O CountsNote (1) | | | | | | | | | | |
|-------------|--|-----------------|-----------------|----------------|-----------------|----------------|--|--|--|--|--|
| Device | 84-Pin PLCC | 208-Pin RQFP | 240-Pin RQFP | 280-Pin PGA | 304-Pin RQFP | 356-Pin BGA | | | | | |
| EPM9320 | 60 (2) | 132 | _ | 168 | | 168 | | | | | |
| EPM9320A | 60 (2) | 132 | 1 | _ | 1 | 168 | | | | | |
| EPM9400 | 59 (2) | 139 | 159 | _ | 1 | 1 | | | | | |
| EPM9480 | 1 | 146 | 175 | _ | 1 | 1 | | | | | |
| EPM9560 | 1 | 153 | 191 | 216 | 216 | 216 | | | | | |
| EPM9560A | ı | 153 | 191 | _ | ı | 216 | | | | | |

Notes:

- MAX 9000 device package types include plastic J-lead chip carrier (PLCC), power quad flat pack (RQFP), ceramic pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Perform a complete thermal analysis before committing a design to this device package. See *Application Note 74* (Evaluating Power for Altera Devices).

All MAX 9000 device packages provide four dedicated inputs for global control signals with large fan-outs. Each I/O pin has an associated I/O cell register with a clock enable control on the periphery of the device. As outputs, these registers provide fast clock-to-output times; as inputs, they offer quick setup times.

MAX 9000 EPLDs provide 5.0-V in-system programmability (ISP). This feature allows the devices to be programmed and reprogrammed on the printed circuit board (PCB) for quick and efficient iterations during design development and debug cycles. MAX 9000 devices are guaranteed for 100 program and erase cycles.

MAX 9000 EPLDs contain 320 to 560 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. For increased flexibility, each macrocell offers a dual-output structure that allows the register and the product terms to be used independently. This feature allows register-rich and combinatorial-intensive designs to be implemented efficiently. The dual-output structure of the MAX 9000 macrocell also improves logic utilization, thus increasing the effective capacity of the devices. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms to provide up to 32 product terms per macrocell.

The MAX 9000 family provides programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the user to configure one or more macrocells to operate at 50% or less power while adding only a nominal timing delay. MAX 9000 devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. MAX 9000 devices offer the MultiVolt feature, which allows output drivers to be set for either 3.3-V or 5.0-V operation in mixed-voltage systems.

Expander Product Terms


Although most logic functions can be implemented with the five product terms available in each macrocell, some logic functions are more complex and require additional product terms. Although another macrocell can supply the required logic resources, the MAX 9000 architecture also offers both shareable and parallel expander product terms that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the LAB local array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay ($t_{LOCAL} + t_{SEXP}$) is incurred when shareable expanders are used. Figure 4 shows how shareable expanders can feed multiple macrocells.

Figure 4. MAX 9000 Shareable Expanders

Shareable expanders can be shared by any or all macrocells in the LAB.




Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB. Figure 5 shows how parallel expanders can feed the neighboring macrocell.

Figure 5. MAX 9000 Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.






Figure 9. MAX 9000 Column-to-IOC Connections

Dedicated Inputs

In addition to the general-purpose I/O pins, MAX 9000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution to the LABs and IOCs in the device, and are typically used for global clock, clear, and output enable control signals. The global control signals can feed the macrocell or IOC clock and clear inputs, as well as the IOC output enable. The dedicated inputs can also be used as general-purpose data inputs because they can feed the row FastTrack Interconnect (see Figure 2 on page 7).

I/O Cells

Figure 10 shows the IOC block diagram. Signals enter the MAX 9000 device from either the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOCs are located at the ends of the row and column interconnect channels.




Figure 10. MAX 9000 IOC

I/O pins can be used as input, output, or bidirectional pins. Each IOC has an IOC register with a clock enable input. This register can be used either as an input register for external data that requires fast setup times, or as an output register for data that requires fast clock-to-output performance. The IOC register clock enable allows the global clock to be used for fast clock-to-output performance, while maintaining the flexibility required for selective clocking.

The clock, clock enable, clear, and output enable controls for the IOCs are provided by a network of I/O control signals. These signals can be supplied by either the dedicated input pins or internal logic. The IOC control-signal paths are designed to minimize the skew across the device. All control-signal sources are buffered onto high-speed drivers that drive the signals around the periphery of the device. This "peripheral bus" can be configured to provide up to eight output enable signals, up to four clock signals, up to six clock enable signals, and up to two clear signals. Table 6 on page 18 shows the sources that drive the peripheral bus and how the IOC control signals share the peripheral bus.

The output buffer in each IOC has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces board-level noise and adds a nominal timing delay to the output buffer delay (t_{OD}) parameter. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a global basis. The slew rate control affects both rising and falling edges of the output signals.

| Table 6. Peripheral Bus Sources | | | | | | | | |
|---------------------------------|---------------------|------------|------------|---------------------|--|--|--|--|
| Peripheral Control | | Sou | Source | | | | | |
| Signal | EPM9320 EPM9320A | EPM9400 | EPM9480 | EPM9560 EPM9560A | | | | |
| OE0/ENA0 | Row C | Row E | Row F | Row G | | | | |
| OE1/ENA1 | Row B | Row E | Row F | Row F | | | | |
| OE2/ENA2 | Row A | Row E | Row E | Row E | | | | |
| OE3/ENA3 | Row B | Row B | Row B | Row B | | | | |
| OE4/ENA4 | Row A | Row A | Row A | Row A | | | | |
| OE5 | Row D | Row D | Row D | Row D | | | | |
| OE6 | Row C | Row C | Row C | Row C | | | | |
| OE7/CLR1 | Row B/GOE | Row B/GOE | Row B/GOE | Row B/GOE | | | | |
| CLR0/ENA5 | Row A/GCLR | Row A/GCLR | Row A/GCLR | Row A/GCLR | | | | |
| CLK0 | GCLK1 | GCLK1 | GCLK1 | GCLK1 | | | | |
| CLK1 | GCLK2 | GCLK2 | GCLK2 | GCLK2 | | | | |
| CLK2 | Row D | Row D | Row D | Row D | | | | |
| CLK3 | Row C | Row C | Row C | Row C | | | | |

Output Configuration

The MAX 9000 device architecture supports the MultiVolt I/O interface feature, which allows MAX 9000 devices to interface with systems of differing supply voltages. The 5.0-V devices in all packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V $V_{\rm CCINT}$ level, input voltages are at TTL levels and are therefore compatible with 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels lower than 4.75 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} .

In-System Programmability (ISP)

MAX 9000 devices can be programmed in-system through a 4-pin JTAG interface. ISP offers quick and efficient iterations during design development and debug cycles. The MAX 9000 architecture internally generates the 12.0-V programming voltage required to program EEPROM cells, eliminating the need for an external 12.0-V power supply to program the devices on the board. During ISP, the I/O pins are tri-stated to eliminate board conflicts.

ISP simplifies the manufacturing flow by allowing the devices to be mounted on a printed circuit board with standard pick-and-place equipment before they are programmed. MAX 9000 devices can be programmed by downloading the information via in-circuit testers, embedded processors, or the Altera BitBlaster, ByteBlaster, or ByteBlasterMV download cable. (The ByteBlaster cable is obsolete and has been replaced by the ByteBlasterMV cable, which can interface with 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high pin-count packages (e.g., QFP packages) due to device handling. MAX 9000 devices can also be reprogrammed in the field (i.e., product upgrades can be performed in the field via software or modem).

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers platforms have difficulties supporting an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 9000 device through the \mathtt{TDI} input pin. Data is shifted out through the \mathtt{TDO} output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- Check ID. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- Bulk Erase. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

The instruction register length for MAX 9000 devices is 10 bits. EPM9320A and EPM9560A devices support a 16-bit UESCODE register. Tables 11 and 12 show the boundary-scan register length and device IDCODE information for MAX 9000 devices.

| Table 11. MAX 9000 Boundary-Scan Register Length | | | | | | |
|--|-----|--|--|--|--|--|
| Device Boundary-Scan Register Length | | | | | | |
| EPM9320, EPM9320A | 504 | | | | | |
| EPM9400 | 552 | | | | | |
| EPM9480 | 600 | | | | | |
| EPM9560, EPM9560A | 648 | | | | | |

| Table 12. 32-Bit MAX 9000 Device IDCODE Note (1) | | | | | | | | |
|--|---------------------|------------------------------|-----------------------------------|--------------|--|--|--|--|
| Device | IDCODE (32 Bits) | | | | | | | |
| | Version (4 Bits) | Part Number (16 Bits) (2) | Manufacturer's Identity (11 Bits) | 1 (1 Bit) | | | | |
| EPM9320A (3) | 0000 | 1001 0011 0010 0000 | 00001101110 | 1 | | | | |
| EPM9400 | 0000 | 1001 0100 0000 0000 | 00001101110 | 1 | | | | |
| EPM9480 | 0000 | 1001 0100 1000 0000 | 00001101110 | 1 | | | | |
| EPM9560A (3) | 0000 | 1001 0101 0110 0000 | 00001101110 | 1 | | | | |

Notes:

- (1) The IDCODE's least significant bit (LSB) is always 1.
- (2) The most significant bit (MSB) is on the left.
- (3) Although the EPM9320A and EPM9560A devices support the IDCODE instruction, the EPM9320 and EPM9560 devices do not.

Figure 11 shows the timing requirements for the JTAG signals.


| Table 2 | Table 20. MAX 9000A Device Typical I _{CC} Supply Current Values | | | | | | | | |
|------------------|--|--|----|-----|----|--|--|--|--|
| Symbol | Parameter | Parameter Conditions EPM9320A EPM9560A Unit | | | | | | | |
| I _{CC1} | I _{CC} supply current (low-power mode, standby, typical) | V _I = ground, no load <i>(11)</i> | 99 | 174 | mA | | | | |

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input on I/O pins is −0.5 V and on the four dedicated input pins is −0.3 V. During transitions, the inputs may undershoot to −2.0 V or overshoot to 7.0 V for periods shorter than 20 ns under no-load conditions.
- V_{CC} must rise monotonically.
- (4) Numbers in parentheses are for industrial-temperature-range devices.
- (5) Typical values are for $T_A = 25^{\circ}$ C and $V_{CC} = 5.0$ V.
- (6) These values are specified under the MAX 9000 recommended operating conditions, shown in Table 15 on page 27.
- (7) During in-system programming, the minimum V_{IH} of the JTAG TCK pin is 3.6 V. The minimum V_{IH} of this pin during JTAG testing remains at 2.0 V. To attain this 3.6-V V_{IH} during programming, the ByteBlaster and ByteBlasterMV download cables must have a 5.0-V V_{CC} .
- (8) This parameter is measured with 50% of the outputs each sinking 12 mA. The I_{OH} parameter refers to high-level TTL or CMOS output current; the I_{OL} parameter refers to the low-level TTL or CMOS output current.
- (9) JTAG pin input leakage is typically –60 μA.
- (10) Capacitance is sample-tested only and is measured at 25° C.
- (11) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB. I_{CC} is measured at 0° C.

Figure 13 shows typical output drive characteristics for MAX 9000 devices with 5.0-V and 3.3-V $V_{\rm CCIO}.\,$





Note:

(1) Output drive characteristics include the JTAG TDO pin.

Tables 21 through 24 show timing for MAX 9000 devices.

| Symbol | Symbol Parameter | | Conditions | | | Speed | Grade | | | Unit |
|------------------|---|------------|------------|---------|------|---------|-------|---------|------|------|
| | | | | -1 | 10 | -1 | 5 | -2 | 20 | • |
| | | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Row I/O pin input to row I/O pin output | C1 = 35 pF | (2) | | 10.0 | | 15.0 | | 20.0 | ns |
| t _{PD2} | Column I/O pin input to | C1 = 35 pF | EPM9320A | | 10.8 | | | | | ns |
| | column I/O pin output | (2) | EPM9320 | | | | 16.0 | | 23.0 | ns |
| | | | EPM9400 | | | | 16.2 | | 23.2 | ns |
| | | | EPM9480 | | | | 16.4 | | 23.4 | ns |
| | | | EPM9560A | | 11.4 | | | | | ns |
| | | | EPM9560 | | | | 16.6 | | 23.6 | ns |
| t _{FSU} | Global clock setup time for I/O cell | | | 3.0 | | 5.0 | | 6.0 | | ns |
| t _{FH} | Global clock hold time for I/O cell | | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FCO} | Global clock to I/O cell output delay | C1 = 35 pF | | 1.0 (3) | 4.8 | 1.0 (3) | 7.0 | 1.0 (3) | 8.5 | ns |
| t _{CNT} | Minimum internal global clock period | (4) | | | 6.9 | | 8.5 | | 10.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (4) | | 144.9 | | 117.6 | | 100.0 | | MHz |

| Table 22 | Table 22. MAX 9000 Internal Timing Characteristics Note (1) | | | | | | | | | |
|-------------------|---|------------|-----|------|-------|-------|-----|------|------|--|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit | |
| | | | | 10 | -1 | 15 | -2 | 20 | - | |
| | | | Min | Max | Min | Max | Min | Max | | |
| t_{LAD} | Logic array delay | | | 3.5 | | 4.0 | | 4.5 | ns | |
| t _{LAC} | Logic control array delay | | | 3.5 | | 4.0 | | 4.5 | ns | |
| t _{IC} | Array clock delay | | | 3.5 | | 4.0 | | 4.5 | ns | |
| t _{EN} | Register enable time | | | 3.5 | | 4.0 | | 4.5 | ns | |
| t _{SEXP} | Shared expander delay | | | 3.5 | | 5.0 | | 7.5 | ns | |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 1.0 | | 2.0 | ns | |
| t _{RD} | Register delay | | | 0.5 | | 1.0 | | 1.0 | ns | |
| t _{COMB} | Combinatorial delay | | | 0.4 | | 1.0 | | 1.0 | ns | |
| t _{SU} | Register setup time | | 2.4 | | 3.0 | | 4.0 | | ns | |
| t _H | Register hold time | | 2.0 | | 3.5 | | 4.5 | | ns | |
| t _{PRE} | Register preset time | | | 3.5 | | 4.0 | | 4.5 | ns | |
| t _{CLR} | Register clear time | | | 3.7 | | 4.0 | | 4.5 | ns | |
| t _{FTD} | FastTrack drive delay | | | 0.5 | | 1.0 | | 2.0 | ns | |
| t_{LPA} | Low-power adder | (5) | | 10.0 | | 15.0 | | 20.0 | ns | |

| Table 24 | 1. Interconnect Delays | | | | | | | | |
|----------------------|--|------------|-----|-----|-------|-------|-----|-----|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | | 10 | -1 | 15 | -2 | 20 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{LOCAL} | LAB local array delay | | | 0.5 | | 0.5 | | 0.5 | ns |
| t _{ROW} | FastTrack row delay | (6) | | 0.9 | | 1.4 | | 2.0 | ns |
| t _{COL} | FastTrack column delay | (6) | | 0.9 | | 1.7 | | 3.0 | ns |
| t _{DIN_D} | Dedicated input data delay | | | 4.0 | | 4.5 | | 5.0 | ns |
| t _{DIN_CLK} | Dedicated input clock delay | | | 2.7 | | 3.5 | | 4.0 | ns |
| t _{DIN_CLR} | Dedicated input clear delay | | | 4.5 | | 5.0 | | 5.5 | ns |
| t _{DIN_IOC} | Dedicated input I/O register clock delay | | | 2.5 | | 3.5 | | 4.5 | ns |
| t _{DIN_IO} | Dedicated input I/O register control delay | | | 5.5 | | 6.0 | | 6.5 | ns |

Notes to tables:

- These values are specified under the MAX 9000 device recommended operating conditions, shown in Table 15 on page 27.
- See Application Note 77 (Understanding MAX 9000 Timing) for more information on test conditions for t_{PD1} and t_{PD2} delays.
- (3) This parameter is a guideline that is sample-tested only. It is based on extensive device characterization. This parameter applies for both global and array clocking as well as both macrocell and I/O cell registers.
- (4) Measured with a 16-bit loadable, enabled, up/down counter programmed in each LAB.
- (5) The t_{LPA} parameter must be added to the t_{LOCAL} parameter for macrocells running in low-power mode.
- (6) The t_{ROW}, t_{COL}, and t_{IOC} delays are worst-case values for typical applications. Post-compilation timing simulation or timing analysis is required to determine actual worst-case performance.

Power Consumption

The supply power (P) versus frequency (f_{MAX}) for MAX 9000 devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The $P_{\rm IO}$ value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*. The $I_{\rm CCINT}$ value depends on the switching frequency and the application logic.

The I_{CCINT} value is calculated with the following equation:

$$I_{CCINT} = (A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$$

The parameters in this equation are shown below:

MC_{TON} = Number of macrocells with the Turbo Bit option turned on, as reported in the MAX+PLUS II Report File (.rpt)

 MC_{DEV} = Number of macrocells in the device

 $MC_{USED} = Number of macrocells used in the design, as reported in the MAX+PLUS II Report File$

f_{MAX} = Highest clock frequency to the device

 tog_{LC} = Average percentage of logic cells toggling at each clock

(typically 12.5%)

A, B, C = Constants, shown in Table 25

| Table 25. MAX 9000 I _{CC} Equation Constants | | | | | | | | |
|---|------------|------------|------------|--|--|--|--|--|
| Device | Constant A | Constant B | Constant C | | | | | |
| EPM9320 | 0.81 | 0.33 | 0.056 | | | | | |
| EPM9320A | 0.56 | 0.31 | 0.024 | | | | | |
| EPM9400 | 0.60 | 0.33 | 0.053 | | | | | |
| EPM9480 | 0.68 | 0.29 | 0.064 | | | | | |
| EPM9560 | 0.68 | 0.26 | 0.052 | | | | | |
| EPM9560A | 0.56 | 0.31 | 0.024 | | | | | |

This calculation provides an $I_{\rm CC}$ estimate based on typical conditions with no output load, using a typical pattern of a 16-bit, loadable, enabled up/down counter in each LAB. Actual $I_{\rm CC}$ values should be verified during operation, because the measurement is sensitive to the actual pattern in the device and the environmental operating conditions. Figure 15 shows typical supply current versus frequency for MAX 9000 devices.




Figure 15. I_{CC} vs. Frequency for MAX 9000 Devices (Part 2 of 2)

Device Pin-Outs

Tables 26 through 29 show the dedicated pin names and numbers for each EPM9320, EPM9320A, EPM9400, EPM9480, EPM9560, and EPM9560A device package.

| Table 26. EPM9320 & EPM9320A Dedicated Pin-Outs (Part 1 of 2) Note (1) | | | | | | | | | |
|--|-----------------|--------------|-----------------|-------------|--|--|--|--|--|
| Pin Name | 84-Pin PLCC (2) | 208-Pin RQFP | 280-Pin PGA (3) | 356-Pin BGA | | | | | |
| DIN1 (GCLK1) | 1 | 182 | V10 | AD13 | | | | | |
| DIN2 (GCLK2) | 84 | 183 | U10 | AF14 | | | | | |
| DIN3 (GCLR) | 13 | 153 | V17 | AD1 | | | | | |
| DIN4 (GOE) | 72 | 4 | W2 | AC24 | | | | | |
| TCK | 43 | 78 | A9 | A18 | | | | | |
| TMS | 55 | 49 | D6 | E23 | | | | | |
| TDI | 42 | 79 | C11 | A13 | | | | | |
| TDO | 30 | 108 | A18 | D3 | | | | | |

| Pin Name | 84-Pin PLCC (2) | 208-Pin RQFP | 280-Pin PGA (3) | 356-Pin BGA |
|-------------------------|----------------------------------|--|--|--|
| GND | 6, 18, 24, 25, 48, 61, 67, 70 | 14, 20, 24, 31, 35, 41, 42, 43, 44, 46, 47, 66, 85, 102, 110, 113, 114, 115, 116, 118, 121, 122, 132, 133, 143, 152, 170, 189, 206 | D4, D5, D16, E4, E5, E6, E15, E16, F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P4, P5, P15, P16, R4, R5, R15, R16, T4, T5, T16 | A9, A22, A25, A26, B25, B26, D2, E1, E26, F2, G1, G25, G26, H2, J1, J25, J26, K2, L26, M26, N1, N25, P26, R2, T1, U2, U26, V1, V25, W25, Y26, AA2, AB1, AB26, AC26, AE1, AF1, AF2, AF4, AF7, AF20 |
| VCCINT (5.0 V only) | 14, 21, 28, 57, 64, 71 | 10, 19, 30, 45, 112, 128, 139, 148 | D15, E8, E10, E12, E14, R7, R9, R11, R13, R14, T14 | D26, F1, H1, K26, N26, P1, U1, W26, AE26, AF25, AF26 |
| VCCIO (3.3 or 5.0 V) | 15, 37, 60, 79 | 5, 25, 36, 55, 72, 91, 111, 127, 138, 159, 176, 195 | D14, E7, E9, E11, E13, R6, R8, R10, R12, T13, T15 | A1, A2, A21, B1, B10, B24, D1, H26, K1, M25, R1, V26, AA1, AC25, AF5, AF8, AF19 |
| No Connect (N.C.) | 29 | 6, 7, 8, 9, 11, 12, 13, 15, 16, 17, 18, 109, 140, 141, 142, 144, 145, 146, 147, 149, 150, 151 | B6, K19, L2, L4, L18, L19, M1, M2, M3, M4, M16, M17, M18, M19, N1, N2, N3, N4, N16, N17, N18, N19, P1, P2, P3, P17, P18, P19, R1, R2, R3, R17, R18, R19, T1, T2, T3, T17, T18, T19, U1, U2, U3, U17, U18, U19, V1, V2, V19, W1 | B4, B5, B6, B7, B8, B9, B11, B12, B13, B14, B15, B16, B18, B19, B20, B21, B22, B23, C4, C23, D4, D23, E4, E22, F4, F23, G4, H4, H23, J23, K4, L4, L23, N4, P4, P23, R3, R26, T2, T3, T4, T5, T22, T23, T24, T25, T26, U3, U4, U5, U22, U23, U24, U25, V2, V3, V4, V5, V22, V23, V24, W1, W2, W3, W4, W5, W22, W23, W24, Y1, Y2, Y3, Y4, Y5, Y22, Y23, Y24, Y25, A3, AA4, AA5, AA22, AA23, AA24, AA25, AA26, AB2, AB3, AB4, AB5, AB23, AB4, AB5, AB23, AB4, AB5, AC1, AC2, AC23, AD4, AD23, AE4, AE5, AE6, AE7, AE9, AE11, AE12, AE14, AE15, AE16, AE18, AE19, AE20, AE21, AE22, AE23 |
| VPP (4) | 56 | 48 | C4 | E25 |
| Total User I/O Pins (5) | 60 | 132 | 168 | 168 |

| Pin Name | 208-Pin RQFP | 240-Pin RQFP | 280-Pin PGA (2) | 304-Pin RQFP (2) | 356-Pin BGA |
|-------------------------|---|--|---|--|---|
| DIN1 (GCLK1) | 182 | 210 | V10 | 266 | AD13 |
| DIN2 (GCLK2) | 183 | 211 | U10 | 267 | AF14 |
| DIN3 (GCLR) | 153 | 187 | V17 | 237 | AD1 |
| DIN4 (GOE) | 4 | 234 | W2 | 296 | AC24 |
| TCK | 78 | 91 | A9 | 114 | A18 |
| TMS | 49 | 68 | D6 | 85 | E23 |
| TDI | 79 | 92 | C11 | 115 | A13 |
| TDO | 108 | 114 | A18 | 144 | D3 |
| GND | 14, 20, 24, 31, 35, 41, 42, 43, 44, 46, 47, 66, 85, 102, 110, 113, 114, 115, 116, 118, 121, 122, 132, 133, 143, 152, 170, 189, 206 | 5, 14, 25, 34, 45, 54, 65, 66, 81, 96, 110, 115, 126, 127, 146, 147, 166, 167, 186, 200, 216, 229 | F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P4, P5, P15, P16, R4, R5, R15, R16, T4, T5, T16 | 13, 22, 33, 42, 53, 62, 73, 74, 102, 121, 138, 155, 166, 167, 186, 187, 206, 207, 226, 254, 273, 290 | A9, A22, A25, A26, B25, B26, D2, E1, E26, F2, G1, G25, G26, H2, J1, J25, J26, K2, L26, M26, N1, N25, P26, R2, T1, U2, U26, V1, V25, W25, Y26, AA2, AB1, AB26, AC26, AE1, AF1, AF2, AF4, AF7, AF20 |
| VCCINT (5.0 V only) | 10, 19, 30, 45, 112, 128, 139, 148 | 4, 24, 44, 64, 117, 137, 157, 177 | D15, E8, E10, E12, E14, R7, R9, R11, R13, R14, T14 | 12, 32, 52, 72, 157, 177, 197, 217 | D26, F1, H1, K26, N26, P1, U1, W26, AE26, AF25, AF26 |
| VCCIO (3.3 or 5.0 V) | 5, 25, 36, 55, 72, 91, 111, 127, 138, 159, 176, 195 | 15, 35, 55, 73, 86, 101, 116, 136, 156, 176, 192, 205, 220, 235 | D14, E7, E9, E11, E13, R6, R8, R10, R12, T13, T15 | 3, 23, 43, 63, 91, 108, 127, 156, 176, 196, 216, 243, 260, 279 | A1, A2, A21, B1, B10, B24, D1, H26, K1, M25, R1, V26, AA1, AC25, AF5, AF8, AF19 |

| Table 29. EPM9560 & EPM9560A Dedicated Pin-Outs (Part 2 of 2) Note (1) | | | | | | | | | |
|--|--------------|--------------|-----------------|---|--|--|--|--|--|
| Pin Name | 208-Pin RQFP | 240-Pin RQFP | 280-Pin PGA (2) | 304-Pin RQFP (2) | 356-Pin BGA | | | | |
| No Connect (N.C.) | 109 | | B6, W1 | 1, 2, 76, 77, 78, 79, 80, 81, 82, 83, 84, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 297, 298, 299, 300, 301, 302, 303, 304 | B4, B5, B6, B7, B8, B9, B11, B12, B13, B14, B15, B16, B18, B19, B20, B21, B22, B23, C4, C23, D4, D23, E4, E22, F4, F23, G4, H4, H23, J23, K4, L4, L23, N4, P4, P23, T4, T23, U4, V4, V23, W4, Y4, AA4, AA23, AB4, AB23, AC23, AD4, AD23, AE4, AE5, AE6, AE7, AE9, AE11, AE12, AE14, AE15, AE16, AE18, AE19, AE20, AE21, AE22, AE23 | | | | |
| VPP (3) | 48 | 67 | C4 | 75 | E25 | | | | |
| Total User I/O Pins (4) | 153 | 191 | 216 | 216 | 216 | | | | |

Notes:

- (1) All pins not listed are user I/O pins.
- (2) EPM9560A devices are not offered in this package.
- (3) During in-system programming, each device's VPP pin must be connected to the 5.0-V power supply. During normal device operation, the VPP pin is pulled up internally and can be connected to the 5.0-V supply or left unconnected.
- (4) The user I/O pin count includes dedicated input pins and all I/O pins.