

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 24MHz |
| Connectivity | I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART |
| Peripherals | Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT |
| Number of I/O | 31 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V |
| Data Converters | A/D 16x10b Slope; D/A 2xIDAC |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 35-XFBGA, WLCSP |
| Supplier Device Package | 35-WLCSP (2.58x2.1) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4124fni-s413t |






Figure 1. Block Diagram

PSoC 4100S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100S allows the customer to make.



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0+ CPU in the PSoC 4100S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4100S has four breakpoint (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4100S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SRAM

Eight KB of SRAM are provided with zero wait-state access at 48 MHz.

SROM

An 8 KB supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System

The power system is described in detail in the section Power on page 11. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4100S operates with a single external supply over the range of either 1.8 V $\pm 5\%$ (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4100S provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 μs . The opamps can remain operational in Deep Sleep mode.


Clock System

The PSoC 4100S clock system is responsible for providing clocks to all subsystems that require clocks and for switching

between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4100S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

Figure 2. PSoC 4100S MCU Clocking Architecture



The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC 4100S; two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values and is fully supported in PSoC Creator

IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$.

ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watch Crystal Oscillator (WCO)

The PSoC 4100S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.



Reset

The PSoC 4100S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Analog Blocks

12-bit SAR ADC


The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

Figure 3. SAR ADC



Two Opamps (Continuous-Time Block; CTB)

The PSoC 4100S has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage

Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

Low-power Comparators (LPC)

The PSoC 4100S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

Current DACs

The PSoC 4100S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4100S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Programmable Digital Blocks

The Programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4100S.

Serial Communication Block (SCB)

The PSoC 4100S has three serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also



supports EZI2C that creates a mailbox address range in the memory of the PSoC 4100S and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I^2C peripheral is compatible with the I^2C Standard-mode and Fast-mode devices as defined in the NXP I^2C -bus specification and user manual (UM10204). The I^2C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4100S is not completely compliant with the I²C spec in the following respect:

■ GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

GPIO

The PSoC 4100S has up to 36 GPIOs. The GPIO block implements the following:

- Eight drive modes:
 - ☐ Analog input mode (input and output buffers disabled)
 - □ Input only
 - ☐ Weak pull-up with strong pull-down
 - □ Strong pull-up with weak pull-down
 - □ Open drain with strong pull-down
 - □ Open drain with strong pull-up
 - $\ensuremath{\square}$ Strong pull-up with strong pull-down
 - □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4100S).

Special Function Peripherals

CapSense

CapSense is supported in the PSoC 4100S through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise.

LCD Segment Drive

The PSoC 4100S has an LCD controller, which can drive up to 4 commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).



Table 1. Pin List (continued)

| 48-T | QFP | 44-T | QFP | 40-0 | QFN | 32-QFN | | 35-CSP | |
|------|------|------|------|------|------|--------|------|--------|------|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Pin | Name |
| 19 | P3.6 | 17 | P3.6 | 16 | P3.6 | | | | |
| 20 | P3.7 | 18 | P3.7 | 17 | P3.7 | | | | |
| 21 | VDDD | 19 | VDDD | | | | | | |
| 22 | P4.0 | 20 | P4.0 | 18 | P4.0 | 13 | P4.0 | B1 | P4.0 |
| 23 | P4.1 | 21 | P4.1 | 19 | P4.1 | 14 | P4.1 | B2 | P4.1 |
| 24 | P4.2 | 22 | P4.2 | 20 | P4.2 | 15 | P4.2 | A2 | P4.2 |
| 25 | P4.3 | 23 | P4.3 | 21 | P4.3 | 16 | P4.3 | A1 | P4.3 |

Notes: Pins 11, 15, 26, and 27 are No Connects (NC) on the 48-pin TQFP.

Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section. VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V \pm 5%) VDD: Power supply to all sections of the chip VSS: Ground for all sections of the chip


Document Number: 002-00122 Rev. *H



Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 4. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V ±5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4100S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4100S supplies the internal logic and its output is connected to the $V_{\rm CCD}$ pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply


In this mode, the PSoC 4100S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 5. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example





Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[1]

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-----------------------|--|------|-----|----------------------|-------|--------------------------|
| SID1 | V _{DDD_ABS} | Digital supply relative to V _{SS} | -0.5 | _ | 6 | | _ |
| SID2 | V _{CCD_ABS} | Direct digital core voltage input relative to V _{SS} | -0.5 | - | 1.95 | V | _ |
| SID3 | V _{GPIO_ABS} | GPIO voltage | -0.5 | - | V _{DD} +0.5 | | _ |
| SID4 | I _{GPIO_ABS} | Maximum current per GPIO | -25 | - | 25 | | _ |
| SID5 | GPIO_injection | GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$ | -0.5 | - | 0.5 | mA | Current injected per pin |
| BID44 | ESD_HBM | Electrostatic discharge human body model | 2200 | _ | _ | V | - |
| BID45 | ESD_CDM | Electrostatic discharge charged device model | 500 | - | _ | | - |
| BID46 | LU | Pin current for latch-up | -140 | - | 140 | mA | _ |

Device Level Specifications

All specifications are valid for $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ and $T_J \le 100~^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------------|------------------------------|--|------------|----------|------|-------|-------------------------------------|
| SID53 | V_{DD} | Power supply input voltage | 1.8 | _ | 5.5 | | Internally regulated supply |
| SID255 | V_{DD} | Power supply input voltage ($V_{CCD} = V_{DDD} = V_{DDA}$) | 1.71 | - | 1.89 | V | Internally unregulated supply |
| SID54 | V_{CCD} | Output voltage (for core logic) | - | 1.8 | _ | | _ |
| SID55 | C _{EFC} | External regulator voltage bypass | _ | 0.1 | - | μF | X5R ceramic or better |
| SID56 | C _{EXC} | Power supply bypass capacitor | _ | 1 | _ | μι | X5R ceramic or better |
| Active Mode, V | / _{DD} = 1.8 V to 5 | .5 V. Typical values measured at VDD | = 3.3 V an | d 25 °C. | | | |
| SID10 | I _{DD5} | Execute from flash; CPU at 6 MHz | - | 1.8 | 2.7 | | Max is at 85 °C and 5.5 V |
| SID16 | I _{DD8} | Execute from flash; CPU at 24 MHz | - | 3.0 | 4.75 | mA | Max is at 85 °C and 5.5 V |
| SID19 | I _{DD11} | Execute from flash; CPU at 48 MHz | _ | 5.4 | 6.85 | | Max is at 85 °C and 5.5 V |

Note

Document Number: 002-00122 Rev. *H Page 13 of 41

^{1.} Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



GPIO

Table 5. GPIO DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|-----------------------|-------------------------|---|-----------------------|-----|----------------------|-------|---|
| SID57 | V _{IH} [3] | Input voltage high threshold | $0.7 \times V_{DDD}$ | - | _ | | CMOS Input |
| SID58 | V _{IL} | Input voltage low threshold | - | _ | $0.3 \times V_{DDD}$ | | CMOS Input |
| SID241 | V _{IH} [3] | LVTTL input, V _{DDD} < 2.7 V | $0.7 \times V_{DDD}$ | - | _ | | _ |
| SID242 | V _{IL} | LVTTL input, V _{DDD} < 2.7 V | - | _ | $0.3 \times V_{DDD}$ | | _ |
| SID243 | V _{IH} [3] | LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$ | 2.0 | - | _ | | _ |
| SID244 | V _{IL} | LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$ | _ | - | 8.0 | V | _ |
| SID59 | V _{OH} | Output voltage high level | V _{DDD} -0.6 | - | _ | | I_{OH} = 4 mA at 3 V V_{DDD} |
| SID60 | V _{OH} | Output voltage high level | V _{DDD} -0.5 | - | _ | | I _{OH} = 1 mA at 1.8 V V _{DDD} |
| SID61 | V _{OL} | Output voltage low level | - | _ | 0.6 | | I _{OL} = 4 mA at 1.8 V V _{DDD} |
| SID62 | V _{OL} | Output voltage low level | _ | - | 0.6 | | I_{OL} = 10 mA at 3 V V_{DDD} |
| SID62A | V _{OL} | Output voltage low level | - | - | 0.4 | | I_{OL} = 3 mA at 3 V V_{DDD} |
| SID63 | R _{PULLUP} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | _ |
| SID64 | R _{PULLDOWN} | Pull-down resistor | 3.5 | 5.6 | 8.5 | N22 | _ |
| SID65 | I _{IL} | Input leakage current (absolute value) | _ | _ | 2 | nA | 25 °C, V _{DDD} = 3.0 V |
| SID66 | C _{IN} | Input capacitance | _ | - | 7 | pF | _ |
| SID67 ^[4] | V _{HYSTTL} | Input hysteresis LVTTL | 25 | 40 | _ | | $V_{DDD} \ge 2.7 \text{ V}$ |
| SID68 ^[4] | V _{HYSCMOS} | Input hysteresis CMOS | $0.05 \times V_{DDD}$ | - | _ | mV | V _{DD} < 4.5 V |
| SID68A ^[4] | V _{HYSCMOS5V5} | Input hysteresis CMOS | 200 | - | _ | | V _{DD} > 4.5 V |
| SID69 ^[4] | I _{DIODE} | Current through protection diode to V_{DD}/V_{SS} | - | _ | 100 | μA | _ |
| SID69A ^[4] | I _{TOT_GPIO} | Maximum total source or sink chip current | _ | _ | 200 | mA | - |

Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|--------------------|-------------------------------|-----|-----|-----|-------|---|
| SID70 | T _{RISEF} | Rise time in fast strong mode | 2 | 1 | 12 | | 3.3 V V _{DDD} , Cload = 25 pF |
| SID71 | T _{FALLF} | Fall time in fast strong mode | 2 | _ | 12 | | 3.3 V V _{DDD} , Cload = 25 pF |
| SID72 | T _{RISES} | Rise time in slow strong mode | 10 | _ | 60 | | 3.3 V V _{DDD} , Cload = 25 pF |

V_{IH} must not exceed V_{DDD} + 0.2 V.
 Guaranteed by characterization.



Table 6. GPIO AC Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|--|-----|-----|------|-------|---|
| SID73 | T _{FALLS} | Fall time in slow strong mode | 10 | - | 60 | | 3.3 V V _{DDD} , Cload = 25 pF |
| SID74 | F _{GPIOUT1} | GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Fast strong mode | _ | _ | 33 | | 90/10%, 25 pF load, 60/40 duty cycle |
| SID75 | F _{GPIOUT2} | GPIO F _{OUT} ; 1.71 V≤ V _{DDD} ≤ 3.3 V Fast strong mode | _ | - | 16.7 | | 90/10%, 25 pF load, 60/40 duty cycle |
| SID76 | F _{GPIOUT3} | GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Slow strong mode | _ | - | 7 | MHz | 90/10%, 25 pF load, 60/40 duty cycle |
| SID245 | F _{GPIOUT4} | GPIO F_{OUT} ; 1.71 $V \le V_{DDD} \le 3.3 V$ Slow strong mode. | _ | - | 3.5 | | 90/10%, 25 pF load, 60/40 duty cycle |
| SID246 | F _{GPIOIN} | GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V | _ | - | 48 | | 90/10% V _{IO} |

XRES

Table 7. XRES DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------------------|----------------------|--|----------------------|-----|----------------------|-------|--|
| SID77 | V _{IH} | Input voltage high threshold | $0.7 \times V_{DDD}$ | _ | _ | V | CMOS Input |
| SID78 | V_{IL} | Input voltage low threshold | _ | _ | $0.3 \times V_{DDD}$ | V | CiviO3 iriput |
| SID79 | R _{PULLUP} | Pull-up resistor | _ | 60 | - | kΩ | - |
| SID80 | C _{IN} | Input capacitance | _ | _ | 7 | pF | - |
| SID81 ^[5] | V _{HYSXRES} | Input voltage hysteresis | - | 100 | _ | mV | Typical hysteresis is 200 mV for V _{DD} > 4.5 V |
| SID82 | I _{DIODE} | Current through protection diode to V _{DD} /V _{SS} | _ | - | 100 | μΑ | |

Table 8. XRES AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|-----------------------|-------------------------|---------------------------------|-----|-----|-----|-------|------------------------|
| SID83 ^[5] | T _{RESETWIDTH} | Reset pulse width | 1 | _ | _ | μs | - |
| BID194 ^[5] | T _{RESETWAKE} | Wake-up time from reset release | _ | - | 2.7 | ms | _ |

Note
5. Guaranteed by characterization.



Analog Peripherals

Table 9. CTBm Opamp Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|--------------------------|---|-----|------|------|-------|---|
| | I _{DD} | Opamp block current, External load | | | | | |
| SID269 | I _{DD_HI} | power=hi | - | 1100 | 1850 | | - |
| SID270 | I _{DD_MED} | power=med | - | 550 | 950 | μA | _ |
| SID271 | I _{DD_LOW} | power=lo | 1 | 150 | 350 | | _ |
| | G _{BW} | Load = 20 pF, 0.1 mA V _{DDA} = 2.7 V | | | | | |
| SID272 | G _{BW_HI} | power=hi | 6 | _ | _ | | Input and output are 0.2 V to V _{DDA} -0.2 V |
| SID273 | G _{BW_MED} | power=med | 3 | - | _ | MHz | Input and output are 0.2 V to V _{DDA} -0.2 V |
| SID274 | G _{BW_LO} | power=lo | - | 1 | _ | | Input and output are 0.2 V to V _{DDA} -0.2 V |
| | I _{OUT_MAX} | $V_{DDA} = 2.7 \text{ V}, 500 \text{ mV from rail}$ | | , , | | | |
| SID275 | I _{OUT_MAX_HI} | power=hi | 10 | - | _ | | Output is 0.5 V V _{DDA} -0.5 V |
| SID276 | I _{OUT_MAX_MID} | power=mid | 10 | - | _ | mA | Output is 0.5 V V _{DDA} -0.5 V |
| SID277 | I _{OUT_MAX_LO} | power=lo | - | 5 | _ | | Output is 0.5 V V _{DDA} -0.5 V |
| | I _{OUT} | V_{DDA} = 1.71 V, 500 mV from rail | | | | | |
| SID278 | I _{OUT_MAX_HI} | power=hi | 4 | - | - | | Output is 0.5 V V _{DDA} -0.5 V |
| SID279 | I _{OUT_MAX_MID} | power=mid | 4 | _ | - | mA | Output is 0.5 V V _{DDA} -0.5 V |
| SID280 | I _{OUT_MAX_LO} | power=lo | ı | 2 | _ | | Output is 0.5 V V _{DDA} -0.5 V |
| | I _{DD_Int} | Opamp block current Internal Load | | | | | |
| SID269_I | I _{DD_HI_Int} | power=hi | ı | 1500 | 1700 | | _ |
| SID270_I | I _{DD_MED_Int} | power=med | _ | 700 | 900 | μA | _ |
| CIDO74 | I _{DD_LOW_Int} | power=lo | - | - | _ | | - |
| SID271_I | G _{BW} | V _{DDA} = 2.7 V | - | _ | - | | - |
| SID272_I | G _{BW_HI_Int} | power=hi | 8 | - | _ | MHz | Output is 0.25 V to V _{DDA} -0.25 V |



Table 9. CTBm Opamp Specifications (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|------------------------|---|-----|------|-----|-------|---|
| SID299 | T_OP_WAKE | From disable to enable, no external RC dominating | _ | _ | 25 | μs | _ |
| SID299A | OL_GAIN | Open Loop Gain | _ | 90 | - | dB | |
| | COMP_MODE | Comparator mode; 50 mV drive, T _{rise} =T _{fall} (approx.) | | | | | |
| SID300 | TPD1 | Response time; power=hi | _ | 150 | _ | | Input is 0.2 V to V _{DDA} -0.2 V |
| SID301 | TPD2 | Response time; power=med | - | 500 | _ | ns | Input is 0.2 V to V _{DDA} -0.2 V |
| SID302 | TPD3 | Response time; power=lo | _ | 2500 | _ | | Input is 0.2 V to V _{DDA} -0.2 V |
| SID303 | VHYST_OP | Hysteresis | _ | 10 | _ | mV | _ |
| SID304 | WUP_CTB | Wake-up time from Enabled to Usable | _ | - | 25 | μs | - |
| | Deep Sleep Mode | Mode 2 is lowest current range. Mode 1 has higher GBW. | | | | | |
| SID_DS_1 | I _{DD_HI_M1} | Mode 1, High current | _ | 1400 | _ | | 25 °C |
| SID_DS_2 | I _{DD_MED_M1} | Mode 1, Medium current | _ | 700 | - | | 25 °C |
| SID_DS_3 | I _{DD_LOW_M1} | Mode 1, Low current | _ | 200 | - | | 25 °C |
| SID_DS_4 | I _{DD_HI_M2} | Mode 2, High current | _ | 120 | _ | μA | 25 °C |
| SID_DS_5 | I _{DD_MED_M2} | Mode 2, Medium current | _ | 60 | _ | | 25 °C |
| SID_DS_6 | I _{DD_LOW_M2} | Mode 2, Low current | _ | 15 | _ | | 25 °C |

Document Number: 002-00122 Rev. *H Page 19 of 41



Table 15. 10-bit CapSense ADC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-----------|--|-----|-----|------|-------|--|
| SIDA109 | A_SND | Signal-to-noise and Distortion ratio (SINAD) | _ | 61 | - | | With 10-Hz input sine wave, external 2.4-V reference, V _{REF} (2.4 V) mode |
| SIDA110 | A_BW | Input bandwidth without aliasing | _ | _ | 22.4 | KHz | 8-bit resolution |
| SIDA111 | A_INL | Integral Non Linearity. 1 ksps | - | _ | 2 | LSB | V _{REF} = 2.4 V or greater |
| SIDA112 | A_DNL | Differential Non Linearity. 1 ksps | _ | _ | 1 | LSB | |

Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 16. TCPWM Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|--------------|-----------------------|-------------------------------------|------|-----|-----|-------|---|
| SID.TCPWM.1 | ITCPWM1 | Block current consumption at 3 MHz | _ | - | 45 | | All modes (TCPWM) |
| SID.TCPWM.2 | ITCPWM2 | Block current consumption at 12 MHz | _ | - | 155 | μΑ | All modes (TCPWM) |
| SID.TCPWM.2A | ITCPWM3 | Block current consumption at 48 MHz | _ | - | 650 | | All modes (TCPWM) |
| SID.TCPWM.3 | TCPWM _{FREQ} | Operating frequency | _ | _ | Fc | MHz | Fc max = CLK_SYS Maximum = 48 MHz |
| SID.TCPWM.4 | TPWM _{ENEXT} | Input trigger pulse width | 2/Fc | - | _ | | For all trigger events ^[7] |
| SID.TCPWM.5 | TPWM _{EXT} | Output trigger pulse widths | 2/Fc | - | _ | | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs |
| SID.TCPWM.5A | TC _{RES} | Resolution of counter | 1/Fc | 1 | - | ns | Minimum time between successive counts |
| SID.TCPWM.5B | PWM _{RES} | PWM resolution | 1/Fc | ı | - | | Minimum pulse width of PWM Output |
| SID.TCPWM.5C | Q _{RES} | Quadrature inputs resolution | 1/Fc | _ | _ | | Minimum pulse width between Quadrature phase inputs |

РC

Table 17. Fixed I²C DC Specifications^[8]

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|---|-----|-----|-----|-------|--------------------|
| SID149 | I _{I2C1} | Block current consumption at 100 kHz | - | _ | 50 | | _ |
| SID150 | I _{I2C2} | Block current consumption at 400 kHz | - | _ | 135 | μΑ | - |
| SID151 | I _{I2C3} | Block current consumption at 1 Mbps | - | _ | 310 | | - |
| SID152 | I _{I2C4} | I ² C enabled in Deep Sleep mode | _ | _ | 1.4 | | |

Table 18. Fixed I²C AC Specifications^[8]

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID153 | F _{I2C1} | Bit rate | _ | _ | 1 | Msps | - |

Notes

Note

Document Number: 002-00122 Rev. *H

^{7.} Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

^{8.} Guaranteed by characterization.



Table 21. UART DC Specifications^[9]

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--------------------|--|-----|-----|-----|-------|--------------------|
| SID160 | I _{UART1} | Block current consumption at 100 Kbps | - | - | 55 | μΑ | _ |
| SID161 | I _{UART2} | Block current consumption at 1000 Kbps | _ | _ | 312 | μA | - |

Table 22. UART AC Specifications^[9]

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID162 | F _{UART} | Bit rate | _ | 1 | 1 | Mbps | - |

Table 23. LCD Direct Drive DC Specifications $^{[9]}$

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------------------|---|-----|-----|------|-------|-------------------------------------|
| SID154 | I _{LCDLOW} | Operating current in low power mode | - | 5 | _ | μA | 16 × 4 small segment disp. at 50 Hz |
| SID155 | C _{LCDCAP} | LCD capacitance per segment/common driver | - | 500 | 5000 | pF | _ |
| SID156 | LCD _{OFFSET} | Long-term segment offset | _ | 20 | - | mV | _ |
| SID157 | I _{LCDOP1} | LCD system operating current Vbias = 5 V | _ | 2 | _ | mA | 32 × 4 segments. 50 Hz. 25 °C |
| SID158 | I _{LCDOP2} | LCD system operating current Vbias = 3.3 V | | 2 | 1 | ША | 32 × 4 segments. 50 Hz. 25 °C |

Table 24. LCD Direct Drive AC Specifications $^{[9]}$

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|------------------|----------------|-----|-----|-----|-------|--------------------|
| SID159 | F _{LCD} | LCD frame rate | 10 | 50 | 150 | Hz | _ |

^{9.} Guaranteed by characterization.



Memory

Table 25. Flash DC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------|---------------------------|------|-----|-----|-------|--------------------|
| SID173 | V_{PE} | Erase and program voltage | 1.71 | 1 | 5.5 | V | _ |

Table 26. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|-------------------------|---|--|-------|-----|-----|---------|--------------------------|
| SID174 | T _{ROWWRITE} ^[10] | Row (block) write time (erase and program) | - | - | 20 | | Row (block) = 128 bytes |
| SID175 | T _{ROWERASE} ^[10] | Row erase time | - | _ | 16 | ms | - |
| SID176 | T _{ROWPROGRAM} ^[10] | Row program time after erase | - | _ | 4 | | - |
| SID178 | T _{BULKERASE} ^[10] | Bulk erase time (64 KB) | _ | _ | 35 | | - |
| SID180 ^[11] | T _{DEVPROG} ^[10] | Total device program time | _ | _ | 7 | Seconds | - |
| SID181 ^[11] | F _{END} | Flash endurance | 100 K | _ | _ | Cycles | - |
| SID182 ^[11] | F _{RET} | Flash retention. $T_A \le 55$ °C, 100 K P/E cycles | 20 | _ | - | Years | - |
| SID182A ^[11] | _ | Flash retention. $T_A \le 85$ °C, 10 K P/E cycles | 10 | - | _ | Tears | - |
| SID256 | TWS48 | Number of Wait states at 48 MHz | 2 | - | _ | | CPU execution from Flash |
| SID257 | TWS24 | Number of Wait states at 24 MHz | 1 | _ | _ | | CPU execution from Flash |

System Resources

Power-on Reset (POR)

Table 27. Power On Reset (PRES)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|-----------------------|------------------------|------|-----|-----|-------|--------------------|
| SID.CLK#6 | SR_POWER_UP | Power supply slew rate | 1 | 1 | 67 | V/ms | At power-up |
| SID185 ^[11] | V _{RISEIPOR} | Rising trip voltage | 0.80 | 1 | 1.5 | V | _ |
| SID186 ^[11] | V _{FALLIPOR} | Falling trip voltage | 0.70 | - | 1.4 | | _ |

Table 28. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------------------|--|------|-----|------|-------|--------------------|
| SID190 ^[11] | V _{FALLPPOR} | BOD trip voltage in active and sleep modes | 1.48 | 1 | 1.62 | V | - |
| SID192 ^[11] | V _{FALLDPSLP} | BOD trip voltage in Deep Sleep | 1.11 | - | 1.5 | | _ |

Document Number: 002-00122 Rev. *H Page 28 of 41

Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



SWD Interface

Table 29. SWD Interface Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|-------------------------|--------------|---|--------|-----|-------|---------|----------------------------------|
| SID213 | F_SWDCLK1 | $3.3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | ı | 1 | 14 | MHz | SWDCLK ≤ 1/3 CPU clock frequency |
| SID214 | F_SWDCLK2 | $1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$ | - | - | 7 | IVITZ | SWDCLK ≤ 1/3 CPU clock frequency |
| SID215 ^[12] | T_SWDI_SETUP | T = 1/f SWDCLK | 0.25*T | _ | _ | | - |
| SID216 ^[12] | T_SWDI_HOLD | T = 1/f SWDCLK | 0.25*T | _ | _ | ne | - |
| SID217 ^[12] | T_SWDO_VALID | T = 1/f SWDCLK | _ | _ | 0.5*T | ns - | - |
| SID217A ^[12] | T_SWDO_HOLD | T = 1/f SWDCLK | 1 | _ | _ | | - |

Internal Main Oscillator

Table 30. IMO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|---|-----|-----|-----|-------|--------------------|
| SID218 | I _{IMO1} | MO operating current at 48 MHz – 250 μA | | | | | _ |
| SID219 | I _{IMO2} | IMO operating current at 24 MHz | _ | _ | 180 | μΑ | _ |

Table 31. IMO AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|---|-----|-----|-----|-------|--------------------|
| SID223 | F _{IMOTOL1} | Frequency variation at 24, 32, and 48 MHz (trimmed) | 1 | _ | ±2 | % | |
| SID226 | T _{STARTIMO} | IMO startup time | _ | _ | 7 | μs | - |
| SID228 | T _{JITRMSIMO2} | RMS jitter at 24 MHz | - | 145 | = | ps | _ |

Internal Low-Speed Oscillator

Table 32. ILO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Parameter Description | | Тур | Max | Units | Details/Conditions |
|------------------------|--|-----------------------|---|-----|------|-------|--------------------|
| SID231 ^[12] | [12] I _{ILO1} ILO operating current | | ı | 0.3 | 1.05 | μΑ | _ |

Table 33. ILO AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------------------|---------------------|-----|-----|-----|-------|--------------------|
| SID234 ^[12] | T _{STARTILO1} | ILO startup time | - | - | 2 | ms | _ |
| SID236 ^[12] | T _{ILODUTY} | ILO duty cycle | 40 | 50 | 60 | % | _ |
| SID237 | F _{ILOTRIM1} | ILO frequency range | 20 | 40 | 80 | kHz | _ |

Document Number: 002-00122 Rev. *H

Note 12. Guaranteed by characterization.



Table 34. Watch Crystal Oscillator (WCO) Specifications

| Spec ID# | Parameter | Description | | Тур | Max | Units | Details / Conditions |
|----------|-----------|-------------------------------------|---|--------|------|-------|----------------------|
| SID398 | FWCO | Crystal Frequency | - | 32.768 | _ | kHz | |
| SID399 | FTOL | Frequency tolerance | - | 50 | 250 | ppm | With 20-ppm crystal |
| SID400 | ESR | Equivalent series resistance | - | 50 | _ | kΩ | |
| SID401 | PD | Drive Level | - | _ | 1 | μW | |
| SID402 | TSTART | Startup time | - | _ | 500 | ms | |
| SID403 | CL | Crystal Load Capacitance | 6 | _ | 12.5 | pF | |
| SID404 | C0 | Crystal Shunt Capacitance | - | 1.35 | _ | pF | |
| SID405 | IWCO1 | Operating Current (high power mode) | _ | _ | 8 | uA | |
| SID406 | IWCO2 | Operating Current (low power mode) | - | _ | 1 | uA | |

Table 35. External Clock Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------|---|-----|-----|-----|-------|--------------------|
| | • | External clock input frequency | 0 | _ | 48 | MHz | _ |
| SID306 ^[13] | ExtClkDuty | Duty cycle; measured at V _{DD/2} | 45 | _ | 55 | % | - |

Table 36. Block Specs

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------------------|------------------------------------|-----|-----|-----|---------|--------------------|
| SID262 ^[13] | T _{CLKSWITCH} | System clock source switching time | 3 | 1 | 4 | Periods | _ |

Table 37. Smart I/O Pass-through Time (Delay in Bypass Mode)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details / Conditions |
|----------|------------|---|-----|-----|-----|-------|----------------------|
| SID252 | PRG_BYPASS | Max delay added by Smart I/O in bypass mode | - | 1 | 1.6 | ns | |

Document Number: 002-00122 Rev. *H

Note 13. Guaranteed by characterization.



Ordering Information

The marketing part numbers for the PSoC 4100S family are listed in the following table.

| | | | | | | | | Featur | es | | | | | | | Р | ackag | е | |
|----------|------------------|---------------------|------------|-----------|--------------|-----|----------------|----------------|-----------------|----------------|--------------|------------|------------|------|-------------------------|--------|--------|---------|---------|
| Category | MPN | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | Opamp (CTBm) | CSD | 10-bit CSD ADC | 12-bit SAR ADC | ADC Sample Rate | LP Comparators | TCPWM Blocks | SCB Blocks | Smart I/Os | GPIO | 35-WLCSP (0.35mm pitch) | 32-QFN | 40-QFN | 48-TQFP | 44-TQFP |
| | CY8C4124FNI-S403 | 24 | 16 | 4 | 2 | 0 | 1 | 0 | | 2 | 5 | 2 | 8 | 31 | Χ | | | | |
| | CY8C4124FNI-S413 | 24 | 16 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 31 | Χ | | | | |
| | CY8C4124LQI-S412 | 24 | 16 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 27 | | Х | | | |
| | CY8C4124LQI-S413 | 24 | 16 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 34 | | | Х | | |
| 4124 | CY8C4124AZI-S413 | 24 | 16 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 36 | | | | Х | |
| | CY8C4124FNI-S433 | 24 | 16 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 31 | Х | | | | |
| | CY8C4124LQI-S432 | 24 | 16 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 27 | | Х | | | |
| | CY8C4124LQI-S433 | 24 | 16 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 34 | | | Х | | |
| | CY8C4124AZI-S433 | 24 | 16 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 36 | | | | Х | |
| | CY8C4125FNI-S423 | 24 | 32 | 4 | 2 | 0 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 31 | Х | | | | |
| | CY8C4125LQI-S422 | 24 | 32 | 4 | 2 | 0 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 27 | | Х | | | |
| | CY8C4125LQI-S423 | 24 | 32 | 4 | 2 | 0 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 34 | | | Х | | |
| | CY8C4125AZI-S423 | 24 | 32 | 4 | 2 | 0 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 36 | | | | Х | |
| | CY8C4125AXI-S423 | 24 | 32 | 4 | 2 | 0 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 36 | | | | | Х |
| | CY8C4125FNI-S413 | 24 | 32 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 31 | Х | | | | |
| 4125 | CY8C4125LQI-S412 | 24 | 32 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 27 | | Х | | | |
| 4125 | CY8C4125LQI-S413 | 24 | 32 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 34 | | | Х | | |
| | CY8C4125AZI-S413 | 24 | 32 | 4 | 2 | 1 | 1 | 0 | | 2 | 5 | 2 | 16 | 36 | | | | Χ | |
| | CY8C4125FNI-S433 | 24 | 32 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 31 | Х | | | | |
| | CY8C4125LQI-S432 | 24 | 32 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 27 | | Х | | | |
| | CY8C4125LQI-S433 | 24 | 32 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 34 | | | Х | | |
| | CY8C4125AZI-S433 | 24 | 32 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 36 | | | | Χ | |
| | CY8C4125AXI-S433 | 24 | 32 | 4 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 2 | 16 | 36 | | | | | Х |
| | CY8C4126AZI-S423 | 24 | 64 | 8 | 2 | 0 | 1 | 1 | 806 ksps | 2 | 5 | 3 | 16 | 36 | | | | Х | |
| 4126 | CY8C4126AXI-S423 | 24 | 64 | 8 | 2 | 0 | 1 | 1 | 806 ksps | 2 | 5 | 3 | 16 | 36 | | | | | Х |
| 4120 | CY8C4126AZI-S433 | 24 | 64 | 8 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 3 | 16 | 36 | | | | Х | |
| | CY8C4126AXI-S433 | 24 | 64 | 8 | 2 | 1 | 1 | 1 | 806 ksps | 2 | 5 | 3 | 16 | 36 | | | | | Х |
| | CY8C4145AZI-S423 | 48 | 32 | 4 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 5 | 2 | 16 | 36 | | | | Х | |
| 4145 | CY8C4145AXI-S423 | 48 | 32 | 4 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 5 | 2 | 16 | 36 | | | | | Х |
| | CY8C4145AXI-S433 | 48 | 32 | 4 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 5 | 2 | 16 | 36 | | | | | Х |
| _ | CY8C4146FNI-S423 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 31 | Χ | | | | |
| | CY8C4146LQI-S422 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 27 | | Х | | | |
| | CY8C4146LQI-S423 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 34 | | | Х | | |
| | CY8C4146AZI-S423 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 36 | | | | Χ | |
| 4146 | CY8C4146AXI-S423 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 36 | | | | | Х |
| 7140 | CY8C4146FNI-S433 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 31 | Х | | | | |
| | CY8C4146LQI-S432 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 27 | | Х | | | |
| | CY8C4146LQI-S433 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 34 | | | Х | | |
| | CY8C4146AZI-S433 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 36 | | | | Χ | |
| | CY8C4146AXI-S433 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 5 | 3 | 16 | 36 | | | | | Х |



Packaging

The PSoC 4100S will be offered in 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages. Package dimensions and Cypress drawing numbers are in the following table.

Table 38. Package List

| Spec ID# | Package | Description | Package Dwg |
|----------|---------------|---|-------------|
| BID20 | 48-pin TQFP | 7 × 7 × 1.4-mm height with 0.5-mm pitch | 51-85135 |
| BID20A | 44-pin TQFP | 10 × 10 × 1.6-mm height with 0.8-mm pitch | 51-85064 |
| BID27 | 40-pin QFN | 6 × 6 × 0.6-mm height with 0.5-mm pitch | 001-80659 |
| BID34A | 32-pin QFN | 5 × 5 × 0.6-mm height with 0.5-mm pitch | 001-42168 |
| BID34D | 35-ball WLCSP | 2.6 × 2.1 × 0.48-mm height with 0.35-mm pitch | 002-09958 |

Table 39. Package Thermal Characteristics

| Parameter | Description | Package | Min | Тур | Max | Units |
|-----------|--------------------------------|---------------|-----|------|-----|---------|
| TA | Operating Ambient temperature | | -40 | 25 | 85 | °C |
| TJ | Operating junction temperature | | -40 | _ | 100 | °C |
| TJA | Package θ _{JA} | 48-pin TQFP | - | 74.8 | - | °C/Watt |
| TJC | Package θ _{JC} | 48-pin TQFP | - | 35.7 | - | °C/Watt |
| TJA | Package θ _{JA} | 44-pin TQFP | _ | 57.2 | _ | °C/Watt |
| TJC | Package θ_{JC} | 44-pin TQFP | _ | 17.5 | _ | °C/Watt |
| TJA | Package θ_{JA} | 40-pin QFN | _ | 17.8 | _ | °C/Watt |
| TJC | Package θ_{JC} | 40-pin QFN | _ | 2.8 | _ | °C/Watt |
| TJA | Package θ_{JA} | 32-pin QFN | _ | 19.9 | _ | °C/Watt |
| TJC | Package θ_{JC} | 32-pin QFN | _ | 4.3 | _ | °C/Watt |
| TJA | Package θ_{JA} | 35-ball WLCSP | _ | 43 | _ | °C/Watt |
| TJC | Package θ_{JC} | 35-ball WLCSP | _ | 0.3 | _ | °C/Watt |

Table 40. Solder Reflow Peak Temperature

| Package | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|---------|-----------------------------|----------------------------------|
| All | 260 °C | 30 seconds |

Table 41. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

| Package | MSL |
|------------------|-------|
| All except WLCSP | MSL 3 |
| 35-ball WLCSP | MSL 1 |

Document Number: 002-00122 Rev. *H Page 33 of 41



Table 42. Acronyms Used in this Document (continued)

| Acronym | Description |
|-------------------|--|
| PC | program counter |
| PCB | printed circuit board |
| PGA | programmable gain amplifier |
| PHUB | peripheral hub |
| PHY | physical layer |
| PICU | port interrupt control unit |
| PLA | programmable logic array |
| PLD | programmable logic device, see also PAL |
| PLL | phase-locked loop |
| PMDD | package material declaration data sheet |
| POR | power-on reset |
| PRES | precise power-on reset |
| PRS | pseudo random sequence |
| PS | port read data register |
| PSoC [®] | Programmable System-on-Chip™ |
| PSRR | power supply rejection ratio |
| PWM | pulse-width modulator |
| RAM | random-access memory |
| RISC | reduced-instruction-set computing |
| RMS | root-mean-square |
| RTC | real-time clock |
| RTL | register transfer language |
| RTR | remote transmission request |
| RX | receive |
| SAR | successive approximation register |
| SC/CT | switched capacitor/continuous time |
| SCL | I ² C serial clock |
| SDA | I ² C serial data |
| S/H | sample and hold |
| SINAD | signal to noise and distortion ratio |
| SIO | special input/output, GPIO with advanced features. See GPIO. |
| SOC | start of conversion |
| SOF | start of frame |
| SPI | Serial Peripheral Interface, a communications protocol |
| SR | slew rate |
| SRAM | static random access memory |
| SRES | software reset |
| SWD | serial wire debug, a test protocol |

Table 42. Acronyms Used in this Document (continued)

| Acronym | Description |
|---------|--|
| SWV | single-wire viewer |
| TD | transaction descriptor, see also DMA |
| THD | total harmonic distortion |
| TIA | transimpedance amplifier |
| TRM | technical reference manual |
| TTL | transistor-transistor logic |
| TX | transmit |
| UART | Universal Asynchronous Transmitter Receiver, a communications protocol |
| UDB | universal digital block |
| USB | Universal Serial Bus |
| USBIO | USB input/output, PSoC pins used to connect to a USB port |
| VDAC | voltage DAC, see also DAC, IDAC |
| WDT | watchdog timer |
| WOL | write once latch, see also NVL |
| WRES | watchdog timer reset |
| XRES | external reset I/O pin |
| XTAL | crystal |

Document Number: 002-00122 Rev. *H Page 38 of 41



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Touch Sensing

USB Controllers

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

Document Number: 002-00122 Rev. *H Revised January 9, 2017 Page 41 of 41