



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4124lqi-s412t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Reset

The PSoC 4100S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

#### Analog Blocks

#### 12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

#### Figure 3. SAR ADC



#### Two Opamps (Continuous-Time Block; CTB)

The PSoC 4100S has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

#### Low-power Comparators (LPC)

The PSoC 4100S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

#### Current DACs

The PSoC 4100S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

#### Analog Multiplexed Buses

The PSoC 4100S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

#### **Programmable Digital Blocks**

The Programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

#### **Fixed Function Digital**

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4100S.

#### Serial Communication Block (SCB)

The PSoC 4100S has three serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

**I<sup>2</sup>C Mode**: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also



### Table 1. Pin List (continued)

48-T	QFP	44-T	QFP	40-0	QFN	32-QFN		35-CSP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
19	P3.6	17	P3.6	16	P3.6				
20	P3.7	18	P3.7	17	P3.7				
21	VDDD	19	VDDD						
22	P4.0	20	P4.0	18	P4.0	13	P4.0	B1	P4.0
23	P4.1	21	P4.1	19	P4.1	14	P4.1	B2	P4.1
24	P4.2	22	P4.2	20	P4.2	15	P4.2	A2	P4.2
25	P4.3	23	P4.3	21	P4.3	16	P4.3	A1	P4.3

Notes: Pins 11, 15, 26, and 27 are No Connects (NC) on the 48-pin TQFP.

Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

VDD: Power supply to all sections of the chip

VSS: Ground for all sections of the chip



### **Alternate Pin Functions**

Each Port pin has can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.

Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcomp.in_p[0]				tcpwm.tr_in[0]	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]				tcpwm.tr_in[1]	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]						scb[2].spi_select0
P0.4	wco.wco_in			scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0	scb[2].uart_tx:1		scb[1].spi_clk:1
P0.7			tcpwm.line[0]:2	scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0	ctb0_oa0+		tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-		tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out		tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]	scb[2].i2c_scl:1	scb[0].spi_clk:1
P1.3	ctb0_oa1_out		tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]	scb[2].i2c_sda:1	scb[0].spi_select0:1
P1.4	ctb0_oa1-						scb[0].spi_select1:1
P1.5	ctb0_oa1+						scb[0].spi_select2:1
P1.6	ctb0_oa0+						scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1						scb[2].spi_clk
P2.0	sarmux[0]	prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	prgio[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	prgio[0].io[2]					scb[1].spi_clk:2
P2.3	sarmux[3]	prgio[0].io[3]					scb[1].spi_select0:2

# PSoC<sup>®</sup> 4: PSoC 4100S Family Datasheet



Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P2.4	sarmux[4]	prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux[5]	prgio[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux[6]	prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7	sarmux[7]	prgio[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	scb[2].spi_mosi
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prgio[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		prgio[1].io[6]	tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		prgio[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso
P4.0	csd.vref_ext			scb[0].uart_rx:0		scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0		scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0



# **Development Support**

The PSoC 4100S family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

#### Documentation

A suite of documentation supports the PSoC 4100S family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

#### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100S family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



# **Electrical Specifications**

### **Absolute Maximum Ratings**

#### Table 2. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to $V_{SS}$	-0.5	-	6		-
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to $V_{SS}$	-0.5	-	1.95	V	-
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	-	V <sub>DD</sub> +0.5		-
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25		_
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DDD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	_	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	v	_
BID46	LU	Pin current for latch-up	-140	_	140	mA	_

#### **Device Level Specifications**

All specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### Table 3. DC Specifications

Typical values measured at V<sub>DD</sub> = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V <sub>DD</sub>	Power supply input voltage ( $V_{CCD}$ = $V_{DDD}$ = $V_{DDA}$ )	1.71	-	1.89	V	Internally unregulated supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	-	1.8	-		-
SID55	C <sub>EFC</sub>	External regulator voltage bypass	-	0.1	_	υE	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	-	1	_	μι	X5R ceramic or better
Active Mode, V	/ <sub>DD</sub> = 1.8 V to 5	.5 V. Typical values measured at VDD :	= 3.3 V an	d 25 °C.			
SID10	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	-	1.8	2.7		Max is at 85 °C and 5.5 V
SID16	I <sub>DD8</sub>	Execute from flash; CPU at 24 MHz	-	3.0	4.75	mA	Max is at 85 °C and 5.5 V
SID19	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	_	5.4	6.85		Max is at 85 °C and 5.5 V

Note

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



#### Table 6. GPIO AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	-	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V Fast strong mode	_	-	33		90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 V $\leq V_{DDD} \leq 3.3$ V Fast strong mode	_	-	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO $F_{OUT}$ ; 3.3 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V Slow strong mode	_	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO $F_{OUT}$ ; 1.71 V $\leq$ V <sub>DDD</sub> $\leq$ 3.3 V Slow strong mode.	_	_	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V	-	-	48		90/10% V <sub>IO</sub>

XRES

### Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	-	-	$0.3\times V_{DDD}$	v	
SID79	R <sub>PULLUP</sub>	Pull-up resistor	_	60	-	kΩ	-
SID80	C <sub>IN</sub>	Input capacitance	_	-	7	pF	-
SID81 <sup>[5]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	_	100	-	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5 V
SID82	I <sub>DIODE</sub>	Current through protection diode to $V_{DD}/V_{SS}$	_	_	100	μA	

#### Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 <sup>[5]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	1	-	-	μs	-
BID194 <sup>[5]</sup>	T <sub>RESETWAKE</sub>	Wake-up time from reset release	-	-	2.7	ms	-



### **Analog Peripherals**

### Table 9. CTBm Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
	I <sub>DD</sub>	Opamp block current, External load		I			
SID269	I <sub>DD_HI</sub>	power=hi	_	1100	1850		_
SID270	I <sub>DD_MED</sub>	power=med	-	550	950	μΑ	_
SID271	I <sub>DD_LOW</sub>	power=lo	-	150	350	-	-
	G <sub>BW</sub>	Load = 20 pF, 0.1 mA V <sub>DDA</sub> = 2.7 V					
SID272	G <sub>BW_HI</sub>	power=hi	6	_	_		Input and output are 0.2 V to $V_{DDA}$ -0.2 V
SID273	G <sub>BW_MED</sub>	power=med	3	-	-	MHz	Input and output are 0.2 V to V <sub>DDA</sub> -0.2 V
SID274	G <sub>BW_LO</sub>	power=lo	_	1	_		Input and output are 0.2 V to $V_{DDA}$ -0.2 V
	I <sub>OUT_MAX</sub>	$V_{DDA}$ = 2.7 V, 500 mV from rail				-	
SID275	I <sub>OUT_MAX_HI</sub>	power=hi	10	_	_		Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID276	I <sub>OUT_MAX_MID</sub>	power=mid	10	_	_	mA	Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID277	I <sub>OUT_MAX_LO</sub>	power=lo	-	5	-		Output is 0.5 V V <sub>DDA</sub> -0.5 V
	I <sub>OUT</sub>	$V_{DDA}$ = 1.71 V, 500 mV from rail					
SID278	I <sub>OUT_MAX_HI</sub>	power=hi	4	_	_		Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID279	IOUT_MAX_MID	power=mid	4	-	-	mA	Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID280	I <sub>OUT_MAX_LO</sub>	power=lo	-	2	-		Output is 0.5 V V <sub>DDA</sub> -0.5 V
	I <sub>DD_Int</sub>	Opamp block current Internal Load				•	
SID269_I	I <sub>DD_HI_Int</sub>	power=hi	-	1500	1700		_
SID270_I	I <sub>DD_MED_Int</sub>	power=med	-	700	900	μA	_
	I <sub>DD_LOW_Int</sub>	power=lo	_	_	_		-
SID2/1_I	G <sub>BW</sub>	V <sub>DDA</sub> = 2.7 V	_	_	_		-
SID272_I	G <sub>BW_HI_Int</sub>	power=hi	8	_	_	MHz	Output is 0.25 V to V <sub>DDA</sub> -0.25 V



#### Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	Ι	_	25	μs	_
SID299A	OL_GAIN	Open Loop Gain	_	90	-	dB	
	COMP_MODE	Comparator mode; 50 mV drive, T <sub>rise</sub> =T <sub>fall</sub> (approx.)					
SID300	TPD1	Response time; power=hi	Ι	150	Ι		Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID301	TPD2	Response time; power=med	Ι	500	Ι	ns	Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID302	TPD3	Response time; power=lo	Ι	2500	Ι		Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID303	VHYST_OP	Hysteresis	-	10	_	mV	-
SID304	WUP_CTB	Wake-up time from Enabled to Usable	-	-	25	μs	-
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	I <sub>DD_HI_M1</sub>	Mode 1, High current	-	1400	_		25 °C
SID_DS_2	I <sub>DD_MED_M1</sub>	Mode 1, Medium current	-	700	_		25 °C
SID_DS_3	I <sub>DD_LOW_M1</sub>	Mode 1, Low current	-	200	-		25 °C
SID_DS_4	I <sub>DD_HI_M2</sub>	Mode 2, High current	-	120	-	μΑ	25 °C
SID_DS_5	I <sub>DD_MED_M2</sub>	Mode 2, Medium current	-	60	-		25 °C
SID_DS_6	IDD_LOW_M2	Mode 2, Low current	-	15	-		25 °C



#### Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID_DS_7	G <sub>BW_HI_M1</sub>	Mode 1, High current	-	4	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_8	G <sub>BW_MED_M1</sub>	Mode 1, Medium current	-	2	_		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_9	G <sub>BW_LOW_M!</sub>	Mode 1, Low current	_	0.5	-	MLI-	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_10	G <sub>BW_HI_M2</sub>	Mode 2, High current	_	0.5	_	_	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_11	G <sub>BW_MED_M2</sub>	Mode 2, Medium current	_	0.2	_		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_12	G <sub>BW_Low_M2</sub>	Mode 2, Low current	_	0.1	_		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_13	V <sub>OS_HI_M1</sub>	Mode 1, High current	-	5	-		With trim 25 °C, 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_14	V <sub>OS_MED_M1</sub>	Mode 1, Medium current	-	5	_		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_15	V <sub>OS_LOW_M2</sub>	Mode 1, Low current	-	5	_		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_16	V <sub>OS_HI_M2</sub>	Mode 2, High current	-	5	_	mv	With trim 25 °C, 0.2V to V <sub>DDA</sub> -0.2 V
SID_DS_17	V <sub>OS_MED_M2</sub>	Mode 2, Medium current	_	5	Ι		With trim 25 °C, 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_18	V <sub>OS_LOW_M2</sub>	Mode 2, Low current	_	5	-		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_19	I <sub>OUT_HI_M!</sub>	Mode 1, High current	_	10	-		Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_20	I <sub>OUT_MED_M1</sub>	Mode 1, Medium current	_	10	Ι		Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_21	I <sub>OUT_LOW_M1</sub>	Mode 1, Low current	-	4	_		Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_22	I <sub>OUT_HI_M2</sub>	Mode 2, High current	-	1	_	MA	
SID_DS_23	I <sub>OU_MED_M2</sub>	Mode 2, Medium current	_	1	_		
SID_DS_24	I <sub>OU_LOW_M2</sub>	Mode 2, Low current	_	0.5	_		

Note 6. Guaranteed by characterization.



### Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID84	V <sub>OFFSET1</sub>	Input offset voltage, Factory trim	-	-	±10		
SID85	V <sub>OFFSET2</sub>	Input offset voltage, Custom trim	-	-	±4	mV	
SID86	V <sub>HYST</sub>	Hysteresis when enabled	-	10	35		
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	-	V <sub>DDD</sub> -0.1		Modes 1 and 2
SID247	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	-	V <sub>DDD</sub>	v	
SID247A	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	-	V <sub>DDD</sub> -1.15		V <sub>DDD</sub> ≥ 2.2 V at _40 °C
SID88	C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB	$V_{DDD} \ge 2.7V$
SID88A	C <sub>MRR</sub>	Common mode rejection ratio	42	-	-	uв	$V_{DDD} \le 2.7V$
SID89	I <sub>CMP1</sub>	Block current, normal mode	-	-	400		
SID248	I <sub>CMP2</sub>	Block current, low power mode	-	-	100	uА	
SID259	I <sub>CMP3</sub>	Block current in ultra low-power mode	-	-	6	Pre -	V <sub>DDD</sub> ≥ 2.2 V at _40 °C
SID90	Z <sub>CMP</sub>	DC Input impedance of comparator	35	-	_	MΩ	

#### Table 11. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	-	38	110		
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	-	70	200	ns	
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	-	2.3	15	μs	V <sub>DDD</sub> ≥ 2.2 V at _40 °C

#### Table 12. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

### Table 13. SAR Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
SAR ADC DC Specifications								
SID94	A_RES	Resolution	-	-	12	bits		
SID95	A_CHNLS_S	Number of channels - single ended	-	-	16			
SID96	A-CHNKS_D	Number of channels - differential	-	-	4		Diff inputs use neighboring I/O	
SID97	A-MONO	Monotonicity	-	-	_		Yes.	
SID98	A_GAINERR	Gain error	-	-	±0.1	%	With external reference.	



### CSD

## Table 14. CSD and IDAC Specifications

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	-	±50	mV	V <sub>DD</sub> > 2 V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	-	_	±25	mV	$V_{DD}$ > 1.75V (with ripple), 25 °C T <sub>A</sub> , Parasitic Capaci- tance (C <sub>P</sub> ) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD.BLK	ICSD	Maximum block current	-	-	4000	μA	Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator.
SID.CSD#15	V <sub>REF</sub>	Voltage reference for CSD and Comparator	0.6	1.2	V <sub>DDA</sub> - 0.6	V	V <sub>DDA</sub> - 0.06 or 4.4, whichever is lower
SID.CSD#15A	VREF_EXT	External Voltage reference for CSD and Comparator	0.6		V <sub>DDA</sub> - 0.6	V	V <sub>DDA</sub> - 0.06 or 4.4, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	-	-	1750	μA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	_	-	1750	μA	
SID308	VCSD	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	-	V <sub>DDA</sub> –0.6	V	V <sub>DDA</sub> - 0.06 or 4.4, whichever is lower
SID309	IDAC1DNL	DNL	-1	-	1	LSB	
SID310	IDAC1INL	INL	-2	-	2	LSB	INL is $\pm 5.5$ LSB for V <sub>DDA</sub> < 2 V
SID311	IDAC2DNL	DNL	-1	-	1	LSB	
SID312	IDAC2INL	INL	-2	-	2	LSB	INL is ±5.5 LSB for V <sub>DDA</sub> < 2 V
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	-	-	Ratio	Capacitance range of 5 to 35 pF, 0.1-pF sensitivity. All use cases. V <sub>DDA</sub> > 2 V.
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2	-	5.4	μA	LSB = 37.5-nA typ.
SID314A	IDAC1CRT2	Output current of IDAC1(7 bits) in medium range	34	-	41	μA	LSB = 300-nA typ.
SID314B	IDAC1CRT3	Output current of IDAC1(7 bits) in high range	275	-	330	μΑ	LSB = 2.4-µA typ.
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8	_	10.5	μΑ	LSB = 75-nA typ.
SID314D	IDAC1CRT22	Output current of IDAC1(7 bits) in medium range, 2X mode	69	_	82	μΑ	LSB = 600-nA typ.
SID314E	IDAC1CRT32	Output current of IDAC1(7 bits) in high range, 2X mode	540	_	660	μΑ	LSB = 4.8-µA typ.
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2	-	5.4	μA	LSB = 37.5-nA typ.
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34	-	41	μA	LSB = 300-nA typ.
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	275	-	330	μA	LSB = 2.4-µA typ.
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8	-	10.5	μA	LSB = 75-nA typ.
SID315D	IDAC2CRT22	Output current of IDAC2(7 bits) in medium range, 2X mode	69	_	82	μA	LSB = 600-nA typ.
SID315E	IDAC2CRT32	Output current of IDAC2(7 bits) in high range, 2X mode	540	-	660	μA	LSB = 4.8-µA typ.
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8	-	10.5	μA	LSB = 37.5-nA typ.



### Table 14. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	-	82	μA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	-	660	μΑ	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	_	-	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	-	-	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	-	-	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	-	-	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	-	-	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	-	nF	5-V rating, X7R or NP0 cap.

### Table 15. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SIDA94	A_RES	Resolution	-	-	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	-	-	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	-	-	-	Yes	
SIDA98	A_GAINERR	Gain error	-	-	±2	%	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA99	A_OFFSET	Input offset voltage	-	-	3	mV	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA100	A_ISAR	Current consumption	-	-	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	V <sub>SSA</sub>	-	V <sub>DDA</sub>	V	
SIDA103	A_INRES	Input resistance	_	2.2	-	KΩ	
SIDA104	A_INCAP	Input capacitance	_	20	-	pF	
SIDA106	A_PSRR	Power supply rejection ratio	-	60	_	dB	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA107	A_TACQ	Sample acquisition time	-	1	-	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2 <sup>^</sup> (N+2)). Clock frequency = 48 MHz.	_	-	21.3	μs	Does not include acqui- sition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2 <sup>^</sup> (N+2)). Clock frequency = 48 MHz.	_	-	85.3	μs	Does not include acqui- sition time. Equivalent to 11.6 ksps including acquisition time.



Table 15.	10-bit Ca	oSense	ADC S	pecifications	(continued)	)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	-	61	-	dB	With 10-Hz input sine wave, external 2.4-V reference, V <sub>REF</sub> (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	_	-	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	-	-	2	LSB	V <sub>REF</sub> = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	1	-	1	LSB	

### **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

### Table 16. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	Ι	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	-	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	-		For all trigger events <sup>[7]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	_	_		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	-	-		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs

# ľC

### Table 17. Fixed I<sup>2</sup>C DC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	-	50		_
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	-	-	135	μA	_
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	-	-	310		_
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	-	-	1.4		

# Table 18. Fixed I<sup>2</sup>C AC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID153	F <sub>I2C1</sub>	Bit rate	-	-	1	Msps	-

Notes

7. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

#### Note

8. Guaranteed by characterization.



#### SWD Interface

### Table 29. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	-	-	14		SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \leq \text{V}_{DD} \leq 3.3 \text{ V}$	-	-	7		SWDCLK ≤ 1/3 CPU clock frequency
SID215 <sup>[12]</sup>	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	-		-
SID216 <sup>[12]</sup>	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	-	ne	-
SID217 <sup>[12]</sup>	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5*T	115	-
SID217A <sup>[12]</sup>	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	-		_

#### Internal Main Oscillator

#### Table 30. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	-	-	250	μA	-
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	Ι	Ι	180	μA	-

#### Table 31. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24, 32, and 48 MHz (trimmed)	-	-	±2	%	
SID226	T <sub>STARTIMO</sub>	IMO startup time	-	-	7	μs	-
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	-	145	-	ps	-

### Internal Low-Speed Oscillator

### Table 32. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231 <sup>[12]</sup>	I <sub>ILO1</sub>	ILO operating current	_	0.3	1.05	μA	_

#### Table 33. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 <sup>[12]</sup>	T <sub>STARTILO1</sub>	ILO startup time	-	-	2	ms	_
SID236 <sup>[12]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	-
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	_



Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	-	32.768	-	kHz	
SID399	FTOL	Frequency tolerance	-	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	-	50	-	kΩ	
SID401	PD	Drive Level	-	-	1	μW	
SID402	TSTART	Startup time	-	-	500	ms	
SID403	CL	Crystal Load Capacitance	6	-	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	-	1.35	-	pF	
SID405	IWCO1	Operating Current (high power mode)	-	-	8	uA	
SID406	IWCO2	Operating Current (low power mode)	-	-	1	uA	

### Table 34. Watch Crystal Oscillator (WCO) Specifications

### Table 35. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305 <sup>[13]</sup>	ExtClkFreq	External clock input frequency	0	-	48	MHz	_
SID306 <sup>[13]</sup>	ExtClkDuty	Duty cycle; measured at V <sub>DD/2</sub>	45	-	55	%	_

### Table 36. Block Specs

Spec ID	Parameter	Description	Min	Тур	Мах	Units	<b>Details/Conditions</b>
SID262 <sup>[13]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	-	4	Periods	_

### Table 37. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in bypass mode	-	-	1.6	ns	



### **Package Diagrams**











001-80659 \*A



### Figure 8. 40-pin QFN Package Outline

NOTES:

1. XXX HATCH AREA IS SOLDERABLE EXPOSED PAD

2. REFERENCE JEDEC # MO-248

3. PACKAGE WEIGHT: 68 ±2 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS



### Figure 9. 32-pin QFN Package Outline



#### Figure 10. 35-Ball WLCSP Package Outline



ALL DIMENSIONS ARE IN MM JEDEC Publication 95; Design Guide 4.18 002-09958 \*C



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

Document Number: 002-00122 Rev. \*H

<sup>©</sup> Cypress Semiconductor Corporation 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is probabled.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or systems (including resuscitation equipment and surgical implants), pollution control or a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.