

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 24MHz |
| Connectivity | I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART |
| Peripherals | Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V |
| Data Converters | A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4125axi-s423 |



supports EZI2C that creates a mailbox address range in the memory of the PSoC 4100S and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I^2C peripheral is compatible with the I^2C Standard-mode and Fast-mode devices as defined in the NXP I^2C -bus specification and user manual (UM10204). The I^2C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4100S is not completely compliant with the I²C spec in the following respect:

■ GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

GPIO

The PSoC 4100S has up to 36 GPIOs. The GPIO block implements the following:

- Eight drive modes:
 - ☐ Analog input mode (input and output buffers disabled)
 - □ Input only
 - ☐ Weak pull-up with strong pull-down
 - ☐ Strong pull-up with weak pull-down
 - □ Open drain with strong pull-down
 - □ Open drain with strong pull-up
 - $\ensuremath{\square}$ Strong pull-up with strong pull-down
 - □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4100S).

Special Function Peripherals

CapSense

CapSense is supported in the PSoC 4100S through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise.

LCD Segment Drive

The PSoC 4100S has an LCD controller, which can drive up to 4 commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).



Pinouts

The following table provides the pin list for PSoC 4100S for the 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball CSP packages. All port pins support GPIO.

Table 1. Pin List

| 48-1 | TQFP | 44- | TQFP | 40 | -QFN | 32 | -QFN | 35 | 5-CSP |
|------|-----------|-----|-----------|-----|-----------|-----|-----------|-----|----------|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Pin | Name |
| 28 | P0.0 | 24 | P0.0 | 22 | P0.0 | 17 | P0.0 | C3 | P0.0 |
| 29 | P0.1 | 25 | P0.1 | 23 | P0.1 | 18 | P0.1 | A5 | P0.1 |
| 30 | P0.2 | 26 | P0.2 | 24 | P0.2 | 19 | P0.2 | A4 | P0.2 |
| 31 | P0.3 | 27 | P0.3 | 25 | P0.3 | 20 | P0.3 | A3 | P0.3 |
| 32 | P0.4 | 28 | P0.4 | 26 | P0.4 | 21 | P0.4 | В3 | P0.4 |
| 33 | P0.5 | 29 | P0.5 | 27 | P0.5 | 22 | P0.5 | A6 | P0.5 |
| 34 | P0.6 | 30 | P0.6 | 28 | P0.6 | 23 | P0.6 | B4 | P0.6 |
| 35 | P0.7 | 31 | P0.7 | 29 | P0.7 | | | B5 | P0.7 |
| 36 | XRES | 32 | XRES | 30 | XRES | 24 | XRES | В6 | XRES |
| 37 | VCCD | 33 | VCCD | 31 | VCCD | 25 | VCCD | A7 | VCCD |
| 38 | VSSD | | | DN | VSSD | 26 | VSSD | В7 | VSS |
| 39 | VDDD | 34 | VDDD | 32 | VDDD | | | C7 | VDD |
| 40 | VDDA | 35 | VDDA | 33 | VDDA | 27 | VDD | C7 | VDD |
| 41 | VSSA | 36 | VSSA | 34 | VSSA | 28 | VSSA | В7 | VSS |
| 42 | P1.0 | 37 | P1.0 | 35 | P1.0 | 29 | P1.0 | C4 | P1.0 |
| 43 | P1.1 | 38 | P1.1 | 36 | P1.1 | 30 | P1.1 | C5 | P1.1 |
| 44 | P1.2 | 39 | P1.2 | 37 | P1.2 | 31 | P1.2 | C6 | P1.2 |
| 45 | P1.3 | 40 | P1.3 | 38 | P1.3 | 32 | P1.3 | D7 | P1.3 |
| 46 | P1.4 | 41 | P1.4 | 39 | P1.4 | | | D4 | P1.4 |
| 47 | P1.5 | 42 | P1.5 | | | | | D5 | P1.5 |
| 48 | P1.6 | 43 | P1.6 | | | | | D6 | P1.6 |
| 1 | P1.7/VREF | 44 | P1.7/VREF | 40 | P1.7/VREF | 1 | P1.7/VREF | E7 | P1.7/VRE |
| | | 1 | VSSD | | | | | | |
| 2 | P2.0 | 2 | P2.0 | 1 | P2.0 | 2 | P2.0 | | |
| 3 | P2.1 | 3 | P2.1 | 2 | P2.1 | 3 | P2.1 | | |
| 4 | P2.2 | 4 | P2.2 | 3 | P2.2 | 4 | P2.2 | D3 | P2.2 |
| 5 | P2.3 | 5 | P2.3 | 4 | P2.3 | 5 | P2.3 | E4 | P2.3 |
| 6 | P2.4 | 6 | P2.4 | 5 | P2.4 | | | E5 | P2.4 |
| 7 | P2.5 | 7 | P2.5 | 6 | P2.5 | 6 | P2.5 | E6 | P2.5 |
| 8 | P2.6 | 8 | P2.6 | 7 | P2.6 | 7 | P2.6 | E3 | P2.6 |
| 9 | P2.7 | 9 | P2.7 | 8 | P2.7 | 8 | P2.7 | E2 | P2.7 |
| 10 | VSSD | 10 | VSSD | 9 | VSSD | | 1 | | |
| 12 | P3.0 | 11 | P3.0 | 10 | P3.0 | 9 | P3.0 | E1 | P3.0 |
| 13 | P3.1 | 12 | P3.1 | 11 | P3.1 | 10 | P3.1 | D2 | P3.1 |
| 14 | P3.2 | 13 | P3.2 | 12 | P3.2 | 11 | P3.2 | D1 | P3.2 |
| 16 | P3.3 | 14 | P3.3 | 13 | P3.3 | 12 | P3.3 | C1 | P3.3 |
| 17 | P3.4 | 15 | P3.4 | 14 | P3.4 | | | C2 | P3.4 |
| 18 | P3.5 | 16 | P3.5 | 15 | P3.5 | | | | |



Table 1. Pin List (continued)

| 48-T | QFP | 44-T | QFP | 40-0 | QFN | 32-QFN | | 35- | CSP |
|------|------|------|------|------|------|--------|------|-----|------|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Pin | Name |
| 19 | P3.6 | 17 | P3.6 | 16 | P3.6 | | | | |
| 20 | P3.7 | 18 | P3.7 | 17 | P3.7 | | | | |
| 21 | VDDD | 19 | VDDD | | | | | | |
| 22 | P4.0 | 20 | P4.0 | 18 | P4.0 | 13 | P4.0 | B1 | P4.0 |
| 23 | P4.1 | 21 | P4.1 | 19 | P4.1 | 14 | P4.1 | B2 | P4.1 |
| 24 | P4.2 | 22 | P4.2 | 20 | P4.2 | 15 | P4.2 | A2 | P4.2 |
| 25 | P4.3 | 23 | P4.3 | 21 | P4.3 | 16 | P4.3 | A1 | P4.3 |

Notes: Pins 11, 15, 26, and 27 are No Connects (NC) on the 48-pin TQFP.

Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section. VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V \pm 5%) VDD: Power supply to all sections of the chip VSS: Ground for all sections of the chip



Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[1]

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-----------------------|--|------|-----|----------------------|-------|--------------------------|
| SID1 | V _{DDD_ABS} | Digital supply relative to V _{SS} | -0.5 | _ | 6 | | _ |
| SID2 | V _{CCD_ABS} | Direct digital core voltage input relative to V _{SS} | -0.5 | - | 1.95 | V | _ |
| SID3 | V _{GPIO_ABS} | GPIO voltage | -0.5 | - | V _{DD} +0.5 | | _ |
| SID4 | I _{GPIO_ABS} | Maximum current per GPIO | -25 | - | 25 | | _ |
| SID5 | GPIO_injection | GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$ | -0.5 | - | 0.5 | mA | Current injected per pin |
| BID44 | ESD_HBM | Electrostatic discharge human body model | 2200 | _ | _ | V | - |
| BID45 | ESD_CDM | Electrostatic discharge charged device model | 500 | - | _ | V | - |
| BID46 | LU | Pin current for latch-up | -140 | - | 140 | mA | _ |

Device Level Specifications

All specifications are valid for $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ and $T_J \le 100~^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------------|------------------------------|--|------------|----------|------|-------|-------------------------------------|
| SID53 | V_{DD} | Power supply input voltage | 1.8 | _ | 5.5 | | Internally regulated supply |
| SID255 | V_{DD} | Power supply input voltage ($V_{CCD} = V_{DDD} = V_{DDA}$) | 1.71 | - | 1.89 | V | Internally unregulated supply |
| SID54 | V_{CCD} | Output voltage (for core logic) | - | 1.8 | _ | | _ |
| SID55 | C _{EFC} | External regulator voltage bypass | _ | 0.1 | - | μF | X5R ceramic or better |
| SID56 | C _{EXC} | Power supply bypass capacitor | _ | 1 | _ | μι | X5R ceramic or better |
| Active Mode, V | / _{DD} = 1.8 V to 5 | .5 V. Typical values measured at VDD | = 3.3 V an | d 25 °C. | | | |
| SID10 | I _{DD5} | Execute from flash; CPU at 6 MHz | - | 1.8 | 2.7 | | Max is at 85 °C and 5.5 V |
| SID16 | I _{DD8} | Execute from flash; CPU at 24 MHz | - | 3.0 | 4.75 | mA | Max is at 85 °C and 5.5 V |
| SID19 | I _{DD11} | Execute from flash; CPU at 48 MHz | _ | 5.4 | 6.85 | | Max is at 85 °C and 5.5 V |

Note

Document Number: 002-00122 Rev. *H Page 13 of 41

^{1.} Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 3. DC Specifications (continued)

Typical values measured at V_{DD} = 3.3 V and 25 °C.

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions | | | |
|--|---|---|-----|-----|-----|-------|------------------------------------|--|--|--|
| Sleep Mode, | VDDD = 1.8 V to | 5.5 V (Regulator on) | | | | | | | | |
| SID22 | IDD17 | I ² C wakeup WDT, and Comparators on | _ | 1.7 | 2.2 | mA | 6 MHZ. Max is at 85 °C and 5.5 V. | | | |
| SID25 | IDD20 | I ² C wakeup, WDT, and Comparators on. | _ | 2.2 | 2.5 | | 12 MHZ. Max is at 85 °C and 5.5 V. | | | |
| Sleep Mode, V _{DDD} = 1.71 V to 1.89 V (Regulator bypassed) | | | | | | | | | | |
| SID28 | IDD23 | I ² C wakeup, WDT, and Comparators on | _ | 0.7 | 0.9 | mA | 6 MHZ. Max is at 85 °C and 5.5 V. | | | |
| SID28A | IDD23A | I ² C wakeup, WDT, and Comparators on | _ | 1 | 1.2 | mA | 12 MHZ. Max is at 85 °C and 5.5 V. | | | |
| Deep Sleep | Mode, V _{DD} = 1.8 | V to 3.6 V (Regulator on) | | • | | | | | | |
| SID31 | I _{DD26} | I ² C wakeup and WDT on | _ | 2.5 | 60 | μA | Max is at 3.6 V and 85 °C. | | | |
| Deep Sleep | Mode, V _{DD} = 3.6 | V to 5.5 V (Regulator on) | | | | 1 | | | | |
| SID34 | I _{DD29} | I ² C wakeup and WDT on | _ | 2.5 | 60 | μА | Max is at 5.5 V and 85 °C. | | | |
| Deep Sleep | Mode, V _{DD} = V _{CO} | _{CD} = 1.71 V to 1.89 V (Regulator bypasse | ed) | | | 1 | | | | |
| SID37 | I _{DD32} | I ² C wakeup and WDT on | _ | 2.5 | 65 | μΑ | Max is at 1.89 V and 85 °C. | | | |
| XRES Current | | | | | | | | | | |
| SID307 | I _{DD_XR} | Supply current while XRES asserted | _ | 2 | 5 | mA | _ | | | |

Table 4. AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------------------|------------------------|-----------------------------|-----|-----|-----|-------|---------------------------|
| SID48 | F _{CPU} | CPU frequency | DC | _ | 48 | MHz | $1.71 \le V_{DD} \le 5.5$ |
| SID49 ^[3] | T _{SLEEP} | Wakeup from Sleep mode | _ | 0 | _ | us | |
| SID50 ^[3] | T _{DEEPSLEEP} | Wakeup from Deep Sleep mode | _ | 35 | 1 | μδ | |

Note
2. Guaranteed by characterization.



Table 6. GPIO AC Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|--|-----|-----|------|-------|---|
| SID73 | T _{FALLS} | Fall time in slow strong mode | 10 | - | 60 | | 3.3 V V _{DDD} , Cload = 25 pF |
| SID74 | F _{GPIOUT1} | GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Fast strong mode | _ | _ | 33 | | 90/10%, 25 pF load, 60/40 duty cycle |
| SID75 | F _{GPIOUT2} | GPIO F _{OUT} ; 1.71 V≤ V _{DDD} ≤ 3.3 V Fast strong mode | _ | - | 16.7 | | 90/10%, 25 pF load, 60/40 duty cycle |
| SID76 | F _{GPIOUT3} | GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Slow strong mode | _ | - | 7 | MHz | 90/10%, 25 pF load, 60/40 duty cycle |
| SID245 | F _{GPIOUT4} | GPIO F_{OUT} ; 1.71 $V \le V_{DDD} \le 3.3 V$ Slow strong mode. | _ | - | 3.5 | | 90/10%, 25 pF load, 60/40 duty cycle |
| SID246 | F _{GPIOIN} | GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V | _ | - | 48 | | 90/10% V _{IO} |

XRES

Table 7. XRES DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions | |
|----------------------|----------------------|--|----------------------|-----|----------------------|-------|--|--|
| SID77 | V _{IH} | Input voltage high threshold | $0.7 \times V_{DDD}$ | _ | _ | V | CMOS Input | |
| SID78 | V _{IL} | Input voltage low threshold | _ | _ | $0.3 \times V_{DDD}$ | V | CiviOS input | |
| SID79 | R _{PULLUP} | Pull-up resistor | _ | 60 | - | kΩ | - | |
| SID80 | C _{IN} | Input capacitance | _ | _ | 7 | pF | - | |
| SID81 ^[5] | V _{HYSXRES} | Input voltage hysteresis | - | 100 | _ | mV | Typical hysteresis is 200 mV for V _{DD} > 4.5 V | |
| SID82 | I _{DIODE} | Current through protection diode to V _{DD} /V _{SS} | _ | - | 100 | μΑ | | |

Table 8. XRES AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|-----------------------|-------------------------|---------------------------------|-----|-----|-----|-------|------------------------|
| SID83 ^[5] | T _{RESETWIDTH} | Reset pulse width | 1 | _ | _ | μs | - |
| BID194 ^[5] | T _{RESETWAKE} | Wake-up time from reset release | _ | - | 2.7 | ms | _ |

Note
5. Guaranteed by characterization.



Table 9. CTBm Opamp Specifications (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|------------------------|---|-----|------|-----|-------|---|
| SID299 | T_OP_WAKE | From disable to enable, no external RC dominating | _ | _ | 25 | μs | _ |
| SID299A | OL_GAIN | Open Loop Gain | _ | 90 | - | dB | |
| | COMP_MODE | Comparator mode; 50 mV drive, T _{rise} =T _{fall} (approx.) | | | | | |
| SID300 | TPD1 | Response time; power=hi | _ | 150 | _ | | Input is 0.2 V to V _{DDA} -0.2 V |
| SID301 | TPD2 | Response time; power=med | - | 500 | _ | ns | Input is 0.2 V to V _{DDA} -0.2 V |
| SID302 | TPD3 | Response time; power=lo | _ | 2500 | _ | | Input is 0.2 V to V _{DDA} -0.2 V |
| SID303 | VHYST_OP | Hysteresis | _ | 10 | _ | mV | _ |
| SID304 | WUP_CTB | Wake-up time from Enabled to Usable | _ | - | 25 | μs | - |
| | Deep Sleep Mode | Mode 2 is lowest current range. Mode 1 has higher GBW. | | | | | |
| SID_DS_1 | I _{DD_HI_M1} | Mode 1, High current | _ | 1400 | _ | | 25 °C |
| SID_DS_2 | I _{DD_MED_M1} | Mode 1, Medium current | _ | 700 | - | | 25 °C |
| SID_DS_3 | I _{DD_LOW_M1} | Mode 1, Low current | _ | 200 | - | | 25 °C |
| SID_DS_4 | I _{DD_HI_M2} | Mode 2, High current | _ | 120 | _ | μA | 25 °C |
| SID_DS_5 | I _{DD_MED_M2} | Mode 2, Medium current | _ | 60 | _ | | 25 °C |
| SID_DS_6 | I _{DD_LOW_M2} | Mode 2, Low current | _ | 15 | _ | | 25 °C |

Document Number: 002-00122 Rev. *H Page 19 of 41



Table 13. SAR Specifications (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------|--|------------|-----|-----------|-------|---|
| SID99 | A_OFFSET | Input offset voltage | - | - | 2 | mV | Measured with 1-V reference |
| SID100 | A_ISAR | Current consumption | _ | _ | 1 | mA | |
| SID101 | A_VINS | Input voltage range - single ended | V_{SS} | _ | V_{DDA} | V | |
| SID102 | A_VIND | Input voltage range - differential[| V_{SS} | - | V_{DDA} | V | |
| SID103 | A_INRES | Input resistance | - | - | 2.2 | ΚΩ | |
| SID104 | A_INCAP | Input capacitance | _ | _ | 10 | pF | |
| SID260 | VREFSAR | Trimmed internal reference to SAR | _ | _ | TBD | V | |
| SAR ADC | AC Specificati | ons | | | | | |
| SID106 | A_PSRR | Power supply rejection ratio | 70 | - | _ | dB | |
| SID107 | A_CMRR | Common mode rejection ratio | 66 | - | _ | dB | Measured at 1 V |
| SID108 | A_SAMP | Sample rate | _ | - | 1 | Msps | |
| SID109 | A_SNR | Signal-to-noise and distortion ratio (SINAD) | 65 | - | _ | dB | F _{IN} = 10 kHz |
| SID110 | A_BW | Input bandwidth without aliasing | _ | - | A_samp/2 | kHz | |
| SID111 | A_INL | Integral non linearity. V _{DD} = 1.71 to 5.5, 1 Msps | -1.7 | _ | 2 | LSB | $V_{REF} = 1 \text{ to } V_{DD}$ |
| SID111A | A_INL | Integral non linearity. V_{DDD} = 1.71 to 3.6, 1 Msps | -1.5 | - | 1.7 | LSB | V _{REF} = 1.71 to V _{DD} |
| SID111B | A_INL | Integral non linearity. V _{DD} = 1.71 to 5.5, 500 ksps | -1.5 | - | 1.7 | LSB | $V_{REF} = 1 \text{ to } V_{DD}$ |
| SID112 | A_DNL | Differential non linearity. V _{DD} = 1.71 to 5.5, 1 Msps | – 1 | - | 2.2 | LSB | V_{REF} = 1 to V_{DD} |
| SID112A | A_DNL | Differential non linearity. V _{DD} = 1.71 to 3.6, 1 Msps | – 1 | - | 2 | LSB | V _{REF} = 1.71 to V _{DD} |
| SID112B | A_DNL | Differential non linearity. V _{DD} = 1.71 to 5.5, 500 ksps | – 1 | - | 2.2 | LSB | $V_{REF} = 1 \text{ to } V_{DD}$ |
| SID113 | A_THD | Total harmonic distortion | _ | _ | -65 | dB | Fin = 10 kHz |
| SID261 | FSARINTRE F | SAR operating speed without external ref. bypass | _ | - | 100 | ksps | 12-bit resolution |



Table 19. SPI DC Specifications $^{[9]}$

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------|-------------------------------------|-----|-----|-----|-------|--------------------|
| SID163 | ISPI1 | Block current consumption at 1 Mbps | - | _ | 360 | | _ |
| SID164 | ISPI2 | Block current consumption at 4 Mbps | - | _ | 560 | μA | _ |
| SID165 | ISPI3 | Block current consumption at 8 Mbps | _ | _ | 600 | | - |

Table 20. SPI AC Specifications^[8]

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions | |
|-----------|---------------|---|-----|-----|----------------|-------|---------------------------------------|--|
| SID166 | FSPI | SPI Operating frequency (Master; 6X Oversampling) | - | _ | 8 | MHz | SID166 | |
| Fixed SPI | Master Mode A | | | | | | | |
| SID167 | TDMO | MOSI Valid after SClock driving edge | _ | _ | 15 | | _ | |
| SID168 | TDSI | MISO Valid before SClock capturing edge | 20 | _ | _ | ns | Full clock, late MISO sampling | |
| SID169 | тнмо | Previous MOSI data hold time | 0 | _ | _ | | Referred to Slave capturing edge | |
| Fixed SPI | Slave Mode AC | Specifications | | | | | | |
| SID170 | TDMI | MOSI Valid before Sclock Capturing edge | 40 | _ | _ | | - | |
| SID171 | TDSO | MISO Valid after Sclock driving edge | - | _ | 42 + 3*Tcpu | ns | T _{CPU} = 1/F _{CPU} | |
| SID171A | TDSO_EXT | MISO Valid after Sclock driving edge in Ext. Clk mode | _ | _ | 48 | | - | |
| SID172 | THSO | Previous MISO data hold time | 0 | _ | _ | | _ | |
| SID172A | TSSELSSCK | SSEL Valid to first SCK Valid edge | - | _ | 100 | ns | - | |

Document Number: 002-00122 Rev. *H Page 26 of 41



Table 21. UART DC Specifications^[9]

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--------------------|--|-----|-----|-----|-------|--------------------|
| SID160 | I _{UART1} | Block current consumption at 100 Kbps | - | - | 55 | μΑ | _ |
| SID161 | I _{UART2} | Block current consumption at 1000 Kbps | _ | _ | 312 | μA | - |

Table 22. UART AC Specifications^[9]

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID162 | F _{UART} | Bit rate | _ | 1 | 1 | Mbps | - |

Table 23. LCD Direct Drive DC Specifications $^{[9]}$

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------------------|---|-----|-----|------|-------|-------------------------------------|
| SID154 | I _{LCDLOW} | Operating current in low power mode | - | 5 | _ | μA | 16 × 4 small segment disp. at 50 Hz |
| SID155 | C _{LCDCAP} | LCD capacitance per segment/common driver | - | 500 | 5000 | pF | _ |
| SID156 | LCD _{OFFSET} | Long-term segment offset | _ | 20 | - | mV | _ |
| SID157 | I _{LCDOP1} | LCD system operating current Vbias = 5 V | _ | 2 | _ | mA | 32 × 4 segments. 50 Hz. 25 °C |
| SID158 | I _{LCDOP2} | LCD system operating current Vbias = 3.3 V | | 2 | 1 | ША | 32 × 4 segments. 50 Hz. 25 °C |

Table 24. LCD Direct Drive AC Specifications $^{[9]}$

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|------------------|----------------|-----|-----|-----|-------|--------------------|
| SID159 | F _{LCD} | LCD frame rate | 10 | 50 | 150 | Hz | _ |

^{9.} Guaranteed by characterization.



Memory

Table 25. Flash DC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------|---------------------------|------|-----|-----|-------|--------------------|
| SID173 | V_{PE} | Erase and program voltage | 1.71 | 1 | 5.5 | V | _ |

Table 26. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|-------------------------|---|--|-------|-----|-----|---------|--------------------------|
| SID174 | T _{ROWWRITE} ^[10] | Row (block) write time (erase and program) | - | - | 20 | | Row (block) = 128 bytes |
| SID175 | T _{ROWERASE} ^[10] | Row erase time | - | _ | 16 | ms | - |
| SID176 | T _{ROWPROGRAM} ^[10] | Row program time after erase | - | _ | 4 | | - |
| SID178 | T _{BULKERASE} ^[10] | Bulk erase time (64 KB) | _ | _ | 35 | | - |
| SID180 ^[11] | T _{DEVPROG} ^[10] | Total device program time | _ | _ | 7 | Seconds | - |
| SID181 ^[11] | F _{END} | Flash endurance | 100 K | _ | _ | Cycles | - |
| SID182 ^[11] | F _{RET} | Flash retention. $T_A \le 55$ °C, 100 K P/E cycles | 20 | _ | - | Years | - |
| SID182A ^[11] | _ | Flash retention. $T_A \le 85$ °C, 10 K P/E cycles | 10 | - | _ | Tears | - |
| SID256 | TWS48 | Number of Wait states at 48 MHz | 2 | - | _ | | CPU execution from Flash |
| SID257 | TWS24 | Number of Wait states at 24 MHz | 1 | _ | _ | | CPU execution from Flash |

System Resources

Power-on Reset (POR)

Table 27. Power On Reset (PRES)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|-----------------------|------------------------|------|-----|-----|-------|--------------------|
| SID.CLK#6 | SR_POWER_UP | Power supply slew rate | 1 | 1 | 67 | V/ms | At power-up |
| SID185 ^[11] | V _{RISEIPOR} | Rising trip voltage | 0.80 | 1 | 1.5 | V | _ |
| SID186 ^[11] | V _{FALLIPOR} | Falling trip voltage | 0.70 | - | 1.4 | | _ |

Table 28. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------------------|--|------|-----|------|-------|--------------------|
| SID190 ^[11] | V _{FALLPPOR} | BOD trip voltage in active and sleep modes | 1.48 | 1 | 1.62 | V | - |
| SID192 ^[11] | V _{FALLDPSLP} | BOD trip voltage in Deep Sleep | 1.11 | - | 1.5 | | _ |

Document Number: 002-00122 Rev. *H Page 28 of 41

Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



SWD Interface

Table 29. SWD Interface Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|-------------------------|--------------|---|--------|-----|-------|--------|----------------------------------|
| SID213 | F_SWDCLK1 | $3.3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | ı | 1 | 14 | MHz | SWDCLK ≤ 1/3 CPU clock frequency |
| SID214 | F_SWDCLK2 | $1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$ | - | - | 7 | IVITIZ | SWDCLK ≤ 1/3 CPU clock frequency |
| SID215 ^[12] | T_SWDI_SETUP | T = 1/f SWDCLK | 0.25*T | _ | _ | | - |
| SID216 ^[12] | T_SWDI_HOLD | T = 1/f SWDCLK | 0.25*T | _ | _ | ne | - |
| SID217 ^[12] | T_SWDO_VALID | T = 1/f SWDCLK | _ | _ | 0.5*T | ns | - |
| SID217A ^[12] | T_SWDO_HOLD | T = 1/f SWDCLK | 1 | _ | _ | | - |

Internal Main Oscillator

Table 30. IMO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|---------------------------------|-----|-----|-----|-------|--------------------|
| SID218 | I _{IMO1} | IMO operating current at 48 MHz | _ | _ | 250 | μΑ | _ |
| SID219 | I _{IMO2} | IMO operating current at 24 MHz | _ | _ | 180 | μΑ | _ |

Table 31. IMO AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|---|-----|-----|-----|-------|--------------------|
| SID223 | F _{IMOTOL1} | Frequency variation at 24, 32, and 48 MHz (trimmed) | 1 | _ | ±2 | % | |
| SID226 | T _{STARTIMO} | IMO startup time | _ | _ | 7 | μs | - |
| SID228 | T _{JITRMSIMO2} | RMS jitter at 24 MHz | - | 145 | _ | ps | _ |

Internal Low-Speed Oscillator

Table 32. ILO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|-------------------|-----------------------|-----|-----|------|-------|--------------------|
| SID231 ^[12] | I _{ILO1} | ILO operating current | ı | 0.3 | 1.05 | μΑ | _ |

Table 33. ILO AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------------------|---------------------|-----|-----|-----|-------|--------------------|
| SID234 ^[12] | T _{STARTILO1} | ILO startup time | - | - | 2 | ms | _ |
| SID236 ^[12] | T _{ILODUTY} | ILO duty cycle | 40 | 50 | 60 | % | _ |
| SID237 | F _{ILOTRIM1} | ILO frequency range | 20 | 40 | 80 | kHz | _ |

Note 12. Guaranteed by characterization.



Table 34. Watch Crystal Oscillator (WCO) Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details / Conditions |
|----------|-----------|-------------------------------------|-----|--------|------|-------|----------------------|
| SID398 | FWCO | Crystal Frequency | - | 32.768 | _ | kHz | |
| SID399 | FTOL | Frequency tolerance | - | 50 | 250 | ppm | With 20-ppm crystal |
| SID400 | ESR | Equivalent series resistance | - | 50 | _ | kΩ | |
| SID401 | PD | Drive Level | - | _ | 1 | μW | |
| SID402 | TSTART | Startup time | - | _ | 500 | ms | |
| SID403 | CL | Crystal Load Capacitance | 6 | _ | 12.5 | pF | |
| SID404 | C0 | Crystal Shunt Capacitance | - | 1.35 | _ | pF | |
| SID405 | IWCO1 | Operating Current (high power mode) | _ | _ | 8 | uA | |
| SID406 | IWCO2 | Operating Current (low power mode) | - | _ | 1 | uA | |

Table 35. External Clock Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------|---|-----|-----|-----|-------|--------------------|
| | • | External clock input frequency | 0 | _ | 48 | MHz | _ |
| SID306 ^[13] | ExtClkDuty | Duty cycle; measured at V _{DD/2} | 45 | _ | 55 | % | - |

Table 36. Block Specs

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------------------|------------------------|------------------------------------|-----|-----|-----|---------|--------------------|
| SID262 ^[13] | T _{CLKSWITCH} | System clock source switching time | 3 | 1 | 4 | Periods | _ |

Table 37. Smart I/O Pass-through Time (Delay in Bypass Mode)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details / Conditions |
|----------|------------|---|-----|-----|-----|-------|----------------------|
| SID252 | PRG_BYPASS | Max delay added by Smart I/O in bypass mode | - | 1 | 1.6 | ns | |


Note 13. Guaranteed by characterization.



The nomenclature used in the preceding table is based on the following part numbering convention:

| Field | Description | Values | Meaning |
|-------|-------------------|---------|--|
| CY8C | Cypress Prefix | | |
| 4 | Architecture | 4 | PSoC 4 |
| Α | Family | 1 | 4100 Family |
| В | CPU Speed | 2 | 24 MHz |
| | | 4 | 48 MHz |
| С | Flash Capacity | 4 | 16 KB |
| | | 5 | 32 KB |
| | | 6 | 64 KB |
| | | 7 | 128 KB |
| DE | Package Code | AX | TQFP (0.8mm pitch) |
| | | AZ | TQFP (0.5mm pitch) |
| | | LQ | QFN |
| | | PV | SSOP |
| | | FN | CSP |
| F | Temperature Range | I | Industrial |
| S | Silicon Family | S | PSoC 4A-S1, PSoC 4A-S2 |
| | | М | PSoC 4A-M |
| | | L | PSoC 4A-L |
| | | BL | PSoC 4A-BLE |
| XYZ | Attributes Code | 000-999 | Code of feature set in the specific family |

The following is an example of a part number:





Packaging

The PSoC 4100S will be offered in 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages. Package dimensions and Cypress drawing numbers are in the following table.

Table 38. Package List

| Spec ID# | Package | Description | Package Dwg |
|----------|---------------|---|-------------|
| BID20 | 48-pin TQFP | 7 × 7 × 1.4-mm height with 0.5-mm pitch | 51-85135 |
| BID20A | 44-pin TQFP | 10 × 10 × 1.6-mm height with 0.8-mm pitch | 51-85064 |
| BID27 | 40-pin QFN | 6 × 6 × 0.6-mm height with 0.5-mm pitch | 001-80659 |
| BID34A | 32-pin QFN | 5 × 5 × 0.6-mm height with 0.5-mm pitch | 001-42168 |
| BID34D | 35-ball WLCSP | 2.6 × 2.1 × 0.48-mm height with 0.35-mm pitch | 002-09958 |

Table 39. Package Thermal Characteristics

| Parameter | Description | Package | Min | Тур | Max | Units |
|-----------|--------------------------------|---------------|-----|------|-----|---------|
| TA | Operating Ambient temperature | | -40 | 25 | 85 | °C |
| TJ | Operating junction temperature | | -40 | _ | 100 | °C |
| TJA | Package θ _{JA} | 48-pin TQFP | - | 74.8 | - | °C/Watt |
| TJC | Package θ _{JC} | 48-pin TQFP | - | 35.7 | - | °C/Watt |
| TJA | Package θ _{JA} | 44-pin TQFP | _ | 57.2 | _ | °C/Watt |
| TJC | Package θ_{JC} | 44-pin TQFP | _ | 17.5 | _ | °C/Watt |
| TJA | Package θ_{JA} | 40-pin QFN | _ | 17.8 | _ | °C/Watt |
| TJC | Package θ_{JC} | 40-pin QFN | _ | 2.8 | _ | °C/Watt |
| TJA | Package θ_{JA} | 32-pin QFN | _ | 19.9 | _ | °C/Watt |
| TJC | Package θ_{JC} | 32-pin QFN | _ | 4.3 | _ | °C/Watt |
| TJA | Package θ_{JA} | 35-ball WLCSP | _ | 43 | _ | °C/Watt |
| TJC | Package θ_{JC} | 35-ball WLCSP | _ | 0.3 | _ | °C/Watt |

Table 40. Solder Reflow Peak Temperature

| Package | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|---------|-----------------------------|----------------------------------|
| All | 260 °C | 30 seconds |

Table 41. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

| Package | MSL |
|------------------|-------|
| All except WLCSP | MSL 3 |
| 35-ball WLCSP | MSL 1 |

Document Number: 002-00122 Rev. *H Page 33 of 41



Package Diagrams

Figure 6. 48-pin TQFP Package Outline





Figure 7. 44-pin TQFP Package Outline



SEATING PLANE

1.60 MAX.

1.40±0.05

0.20 MAX.

SEE DETAILA

1. JEDEC STD REF MS-026

- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
 MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85064 *G







Figure 8. 40-pin QFN Package Outline

NOTES:

- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±2 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 *A

Figure 9. 32-pin QFN Package Outline




- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT: 0.0388g
- 4. DIMENSIONS ARE IN MILLIMETERS

001-42168 *E



Figure 10. 35-Ball WLCSP Package Outline



ALL DIMENSIONS ARE IN MM JEDEC Publication 95; Design Guide 4.18 002-09958 *C



Table 42. Acronyms Used in this Document (continued)

| Acronym | Description |
|-------------------|--|
| PC | program counter |
| PCB | printed circuit board |
| PGA | programmable gain amplifier |
| PHUB | peripheral hub |
| PHY | physical layer |
| PICU | port interrupt control unit |
| PLA | programmable logic array |
| PLD | programmable logic device, see also PAL |
| PLL | phase-locked loop |
| PMDD | package material declaration data sheet |
| POR | power-on reset |
| PRES | precise power-on reset |
| PRS | pseudo random sequence |
| PS | port read data register |
| PSoC [®] | Programmable System-on-Chip™ |
| PSRR | power supply rejection ratio |
| PWM | pulse-width modulator |
| RAM | random-access memory |
| RISC | reduced-instruction-set computing |
| RMS | root-mean-square |
| RTC | real-time clock |
| RTL | register transfer language |
| RTR | remote transmission request |
| RX | receive |
| SAR | successive approximation register |
| SC/CT | switched capacitor/continuous time |
| SCL | I ² C serial clock |
| SDA | I ² C serial data |
| S/H | sample and hold |
| SINAD | signal to noise and distortion ratio |
| SIO | special input/output, GPIO with advanced features. See GPIO. |
| SOC | start of conversion |
| SOF | start of frame |
| SPI | Serial Peripheral Interface, a communications protocol |
| SR | slew rate |
| SRAM | static random access memory |
| SRES | software reset |
| SWD | serial wire debug, a test protocol |

Table 42. Acronyms Used in this Document (continued)

| Acronym | Description |
|---------|--|
| SWV | single-wire viewer |
| TD | transaction descriptor, see also DMA |
| THD | total harmonic distortion |
| TIA | transimpedance amplifier |
| TRM | technical reference manual |
| TTL | transistor-transistor logic |
| TX | transmit |
| UART | Universal Asynchronous Transmitter Receiver, a communications protocol |
| UDB | universal digital block |
| USB | Universal Serial Bus |
| USBIO | USB input/output, PSoC pins used to connect to a USB port |
| VDAC | voltage DAC, see also DAC, IDAC |
| WDT | watchdog timer |
| WOL | write once latch, see also NVL |
| WRES | watchdog timer reset |
| XRES | external reset I/O pin |
| XTAL | crystal |

Document Number: 002-00122 Rev. *H Page 38 of 41



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Touch Sensing

USB Controllers

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

Document Number: 002-00122 Rev. *H Revised January 9, 2017 Page 41 of 41