



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4125azi-s423



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0+ CPU in the PSoC 4100S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4100S has four breakpoint (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4100S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SRAM

Eight KB of SRAM are provided with zero wait-state access at 48 MHz.

SROM

An 8 KB supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System

The power system is described in detail in the section Power on page 11. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4100S operates with a single external supply over the range of either 1.8 V $\pm 5\%$ (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4100S provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 μs . The opamps can remain operational in Deep Sleep mode.


Clock System

The PSoC 4100S clock system is responsible for providing clocks to all subsystems that require clocks and for switching

between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4100S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

Figure 2. PSoC 4100S MCU Clocking Architecture



The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC 4100S; two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values and is fully supported in PSoC Creator

IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$.

ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watch Crystal Oscillator (WCO)

The PSoC 4100S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.



Reset

The PSoC 4100S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Analog Blocks

12-bit SAR ADC


The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

Figure 3. SAR ADC



Two Opamps (Continuous-Time Block; CTB)

The PSoC 4100S has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage

Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

Low-power Comparators (LPC)

The PSoC 4100S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

Current DACs

The PSoC 4100S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4100S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Programmable Digital Blocks

The Programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4100S.

Serial Communication Block (SCB)

The PSoC 4100S has three serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also



Table 1. Pin List (continued)

48-T	QFP	44-T	QFP	40-0	QFN	32-QFN		35-	CSP
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
19	P3.6	17	P3.6	16	P3.6				
20	P3.7	18	P3.7	17	P3.7				
21	VDDD	19	VDDD						
22	P4.0	20	P4.0	18	P4.0	13	P4.0	B1	P4.0
23	P4.1	21	P4.1	19	P4.1	14	P4.1	B2	P4.1
24	P4.2	22	P4.2	20	P4.2	15	P4.2	A2	P4.2
25	P4.3	23	P4.3	21	P4.3	16	P4.3	A1	P4.3

Notes: Pins 11, 15, 26, and 27 are No Connects (NC) on the 48-pin TQFP.

Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section. VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V \pm 5%) VDD: Power supply to all sections of the chip VSS: Ground for all sections of the chip



PSoC[®] 4: PSoC 4100S Family Datasheet

Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P2.4	sarmux[4]	prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux[5]	prgio[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux[6]	prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7	sarmux[7]	prgio[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	scb[2].spi_mosi
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prgio[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		prgio[1].io[6]	tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		prgio[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso
P4.0	csd.vref_ext			scb[0].uart_rx:0		scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0		scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0


Document Number: 002-00122 Rev. *H Page 10 of 41



Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 4. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V ±5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4100S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4100S supplies the internal logic and its output is connected to the $V_{\rm CCD}$ pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply


In this mode, the PSoC 4100S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 5. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example



Page 12 of 41



Development Support

The PSoC 4100S family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4100S family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100S family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Table 3. DC Specifications (continued)

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
Sleep Mode,	VDDD = 1.8 V to	5.5 V (Regulator on)					
SID22	IDD17	I ² C wakeup WDT, and Comparators on	_	1.7	2.2	mA	6 MHZ. Max is at 85 °C and 5.5 V.
SID25	IDD20	I ² C wakeup, WDT, and Comparators on.	_	2.2	2.5		12 MHZ. Max is at 85 °C and 5.5 V.
Sleep Mode,	V _{DDD} = 1.71 V to	o 1.89 V (Regulator bypassed)				· •	
SID28	IDD23	I ² C wakeup, WDT, and Comparators on	_	0.7	0.9	mA	6 MHZ. Max is at 85 °C and 5.5 V.
SID28A	IDD23A	I ² C wakeup, WDT, and Comparators on	_	1	1.2	mA	12 MHZ. Max is at 85 °C and 5.5 V.
Deep Sleep	Mode, V _{DD} = 1.8	V to 3.6 V (Regulator on)		•			
SID31	I _{DD26}	I ² C wakeup and WDT on	_	2.5	60	μA	Max is at 3.6 V and 85 °C.
Deep Sleep	Mode, V _{DD} = 3.6	V to 5.5 V (Regulator on)				1	
SID34	I _{DD29}	I ² C wakeup and WDT on	_	2.5	60	μА	Max is at 5.5 V and 85 °C.
Deep Sleep	Mode, V _{DD} = V _{CO}	_{CD} = 1.71 V to 1.89 V (Regulator bypasse	ed)			1	
SID37	I _{DD32}	I ² C wakeup and WDT on	_	2.5	65	μΑ	Max is at 1.89 V and 85 °C.
XRES Curre	nt			•		•	
SID307	I _{DD_XR}	Supply current while XRES asserted	_	2	5	mA	_

Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	_	48	MHz	$1.71 \le V_{DD} \le 5.5$
SID49 ^[3]	T _{SLEEP}	Wakeup from Sleep mode	_	0	_	us	
SID50 ^[3]	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	_	35	1	μδ	

Note
2. Guaranteed by characterization.



GPIO

Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
SID57	V _{IH} [3]	Input voltage high threshold	$0.7 \times V_{DDD}$	-	_		CMOS Input	
SID58	V _{IL}	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$		CMOS Input	
SID241	V _{IH} [3]	LVTTL input, V _{DDD} < 2.7 V	$0.7 \times V_{DDD}$	-	_		_	
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	-	_	$0.3 \times V_{DDD}$		_	
SID243	V _{IH} [3]	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	_		_	
SID244	V _{IL}	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	_	-	8.0	V	_	
SID59	V _{OH}	Output voltage high level	V _{DDD} -0.6	-	_		I_{OH} = 4 mA at 3 V V_{DDD}	
SID60	V _{OH}	Output voltage high level	V _{DDD} -0.5	-	_		I _{OH} = 1 mA at 1.8 V V _{DDD}	
SID61	V _{OL}	Output voltage low level	-	_	0.6		I _{OL} = 4 mA at 1.8 V V _{DDD}	
SID62	V _{OL}	Output voltage low level	_	-	0.6		I_{OL} = 10 mA at 3 V V_{DDD}	
SID62A	V _{OL}	Output voltage low level	-	-	0.4		I_{OL} = 3 mA at 3 V V_{DDD}	
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_	
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	N22	_	
SID65	I _{IL}	Input leakage current (absolute value)	_	_	2	nA	25 °C, V _{DDD} = 3.0 V	
SID66	C _{IN}	Input capacitance	_	-	7	pF	_	
SID67 ^[4]	V _{HYSTTL}	Input hysteresis LVTTL	25	40	_		$V_{DDD} \ge 2.7 \text{ V}$	
SID68 ^[4]	V _{HYSCMOS}	Input hysteresis CMOS	$0.05 \times V_{DDD}$	-	_	mV	V _{DD} < 4.5 V	
SID68A ^[4]	V _{HYSCMOS5V5}	Input hysteresis CMOS	200	-	_		V _{DD} > 4.5 V	
SID69 ^[4]	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	-	_	100	μA	_	
SID69A ^[4]	I _{TOT_GPIO}	Maximum total source or sink chip current	_	_	200	mA	-	

Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	1	12		3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	_	12		3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	_	60		3.3 V V _{DDD} , Cload = 25 pF

V_{IH} must not exceed V_{DDD} + 0.2 V.
 Guaranteed by characterization.



Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
		General opamp specs for both internal and external modes						
SID281	V _{IN}	Charge-pump on, $V_{DDA} = 2.7 \text{ V}$	-0.05	-	V _{DDA} -0.2	V	_	
SID282	V _{CM}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	_	V _{DDA} -0.2		_	
	V _{OUT}	V _{DDA} = 2.7 V		l	•		,	
SID283	V _{OUT_1}	power=hi, Iload=10 mA	0.5	_	V _{DDA} -0.5		_	
SID284	V _{OUT_2}	power=hi, Iload=1 mA	0.2	_	V _{DDA} -0.2	V	_	
SID285	V _{OUT_3}	power=med, Iload=1 mA	0.2	_	V _{DDA} -0.2	v	_	
SID286	V _{OUT_4}	power=lo, Iload=0.1 mA	0.2	_	V _{DDA} -0.2		_	
SID288	V _{OS_TR}	Offset voltage, trimmed	-1.0	±0.5	1.0		High mode, input 0 V to V _{DDA} -0.2 V	
SID288A	V _{OS_TR}	Offset voltage, trimmed	_	±1	_	mV	Medium mode, input 0 V to V _{DDA} -0.2 V	
SID288B	V _{OS_TR}	Offset voltage, trimmed	-	±2	_		Low mode, input 0 V to V _{DDA} -0.2 V	
SID290	V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	μV/C	High mode	
SID290A	V _{OS_DR_TR}	Offset voltage drift, trimmed	-	±10	_	μV/C	Medium mode	
SID290B	V _{OS_DR_TR}	Offset voltage drift, trimmed	_	±10	_	μν/Ο	Low mode	
SID291	CMRR	DC	70	80	_		Input is 0 V to V _{DDA} -0.2 V, Output is 0.2 V to V _{DDA} -0.2 V	
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	-	dB	V _{DDD} = 3.6 V, high-power mode, input is 0.2 V to V _{DDA} -0.2 V	
	Noise							
SID294	VN2	Input-referred, 1 kHz, power=Hi	_	72	_		3	
SID295	VN3	Input-referred, 10 kHz, power=Hi	-	28	_	nV/rtHz	Input and output are at 0.2 V to V _{DDA} -0.2 V	
SID296	VN4	Input-referred, 100 kHz, power=Hi	-	15	_		Input and output are at 0.2 V to V _{DDA} -0.2 V	
SID297	C _{LOAD}	Stable up to max. load. Performance specs at 50 pF.	-	-	125	pF	-	
SID298	SLEW_RATE	Cload = 50 pF, Power = High, V _{DDA} = 2.7 V	6	-	_	V/µs	_	



Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	_	_	25	μs	_
SID299A	OL_GAIN	Open Loop Gain	_	90	-	dB	
	COMP_MODE	Comparator mode; 50 mV drive, T _{rise} =T _{fall} (approx.)					
SID300	TPD1	Response time; power=hi	_	150	_		Input is 0.2 V to V _{DDA} -0.2 V
SID301	TPD2	Response time; power=med	-	500	_	ns	Input is 0.2 V to V _{DDA} -0.2 V
SID302	TPD3	Response time; power=lo	_	2500	_		Input is 0.2 V to V _{DDA} -0.2 V
SID303	VHYST_OP	Hysteresis	_	10	_	mV	_
SID304	WUP_CTB	Wake-up time from Enabled to Usable	_	-	25	μs	-
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	I _{DD_HI_M1}	Mode 1, High current	_	1400	_		25 °C
SID_DS_2	I _{DD_MED_M1}	Mode 1, Medium current	_	700	-		25 °C
SID_DS_3	I _{DD_LOW_M1}	Mode 1, Low current	_	200	-		25 °C
SID_DS_4	I _{DD_HI_M2}	Mode 2, High current	_	120	_	μA	25 °C
SID_DS_5	I _{DD_MED_M2}	Mode 2, Medium current	_	60	_		25 °C
SID_DS_6	I _{DD_LOW_M2}	Mode 2, Low current	_	15	_		25 °C

Document Number: 002-00122 Rev. *H Page 19 of 41



Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID_DS_7	G _{BW_HI_M1}	Mode 1, High current	-	4	-		20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_8	G _{BW_MED_M1}	Mode 1, Medium current	_	2	Ι		20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_9	G _{BW_LOW_M!}	Mode 1, Low current	_	0.5	1	- MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_10	G _{BW_HI_M2}	Mode 2, High current	_	0.5	ı	IVITZ	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_11	G _{BW_MED_M2}	Mode 2, Medium current	_	0.2	I		20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_12	G _{BW_Low_M2}	Mode 2, Low current	_	0.1	I		20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_13	V _{OS_HI_M1}	Mode 1, High current	_	5	1		With trim 25 °C, 0.2 V to V _{DDA} -0.2 V
SID_DS_14	V _{OS_MED_M1}	Mode 1, Medium current	_	5	_		With trim 25 °C, 0.2 V to V _{DDA} -0.2 V
SID_DS_15	V _{OS_LOW_M2}	Mode 1, Low current	_	5	_	>/	With trim 25 °C, 0.2 V to V _{DDA} -0.2 V
SID_DS_16	V _{OS_HI_M2}	Mode 2, High current	_	5	_	- mV	With trim 25 °C, 0.2V to V _{DDA} -0.2 V
SID_DS_17	V _{OS_MED_M2}	Mode 2, Medium current	_	5	_		With trim 25 °C, 0.2 V to V _{DDA} -0.2 V
SID_DS_18	V _{OS_LOW_M2}	Mode 2, Low current	_	5	_		With trim 25 °C, 0.2 V to V _{DDA} -0.2 V
SID_DS_19	I _{OUT_HI_M!}	Mode 1, High current	_	10	_		Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_20	I _{OUT_MED_M1}	Mode 1, Medium current	_	10	_		Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_21	I _{OUT_LOW_M1}	Mode 1, Low current	_	4	_		Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_22	I _{OUT_HI_M2}	Mode 2, High current	_	1	-	mA	
SID_DS_23	I _{OU_MED_M2}	Mode 2, Medium current	_	1	-		
SID_DS_24	I _{OU_LOW_M2}	Mode 2, Low current	_	0.5	-		

Note6. Guaranteed by characterization.



Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID84	V _{OFFSET1}	Input offset voltage, Factory trim	_	_	±10		
SID85	V _{OFFSET2}	Input offset voltage, Custom trim	_	_	±4	mV	
SID86	V _{HYST}	Hysteresis when enabled	_	10	35		
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} -0.1		Modes 1 and 2
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	_	V_{DDD}	V	
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} -1.15	·	V _{DDD} ≥ 2.2 V at -40 °C
SID88	C _{MRR}	Common mode rejection ratio	50	_	_	dB	V _{DDD} ≥ 2.7V
SID88A	C _{MRR}	Common mode rejection ratio	42	_	-	uБ	V _{DDD} ≤ 2.7V
SID89	I _{CMP1}	Block current, normal mode	_	_	400		
SID248	I _{CMP2}	Block current, low power mode	_	_	100	μA	
SID259	I _{CMP3}	Block current in ultra low-power mode	_	-	6	F, ,	V _{DDD} ≥ 2.2 V at -40 °C
SID90	Z _{CMP}	DC Input impedance of comparator	35	_	-	ΜΩ	

Table 11. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	-	38	110		
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	-	70	200	ns	
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	-	2.3	15	μs	V _{DDD} ≥ 2.2 V at -40 °C

Table 12. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	- 5	±1	5	°C	–40 to +85 °C

Table 13. SAR Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions			
SAR ADC DC Specifications										
SID94	A_RES	Resolution	_	_	12	bits				
SID95	A_CHNLS_S	Number of channels - single ended	-	_	16					
SID96	A-CHNKS_D	Number of channels - differential	_	_	4		Diff inputs use neighboring I/O			
SID97	A-MONO	Monotonicity	_	_	_		Yes.			
SID98	A_GAINERR	Gain error	_	_	±0.1	%	With external reference.			

Document Number: 002-00122 Rev. *H Page 21 of 41



Table 14. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	_	82	μA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	_	660	μA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	-	-	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	-	_	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	-	-	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	-	-	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	-	-	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap.

Table 15. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SIDA94	A_RES	Resolution	_	_	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	_	-	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	_	_	-	Yes	
SIDA98	A_GAINERR	Gain error	-	_	±2	%	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	-	-	3	mV	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA100	A_ISAR	Current consumption	_	_	0.25	mΑ	
SIDA101	A_VINS	Input voltage range - single ended	V_{SSA}	_	V_{DDA}	V	
SIDA103	A_INRES	Input resistance	_	2.2	-	ΚΩ	
SIDA104	A_INCAP	Input capacitance	_	20	-	pF	
SIDA106	A_PSRR	Power supply rejection ratio	-	60	_	dB	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	_	1	-	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.

Document Number: 002-00122 Rev. *H Page 24 of 41



Table 15. 10-bit CapSense ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	_	61	-		With 10-Hz input sine wave, external 2.4-V reference, V _{REF} (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	_	_	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	-	_	2	LSB	V _{REF} = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	_	_	1	LSB	

Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 16. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	-	155	μΑ	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/Fc	-	_		For all trigger events ^[7]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/Fc	-	_		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	1	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	ı	-		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs

²C

Table 17. Fixed I²C DC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	_	50		_
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	_	135	μΑ	-
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	_	310		-
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	_	_	1.4		

Table 18. Fixed I²C AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	_	_	1	Msps	-

Notes

Note

^{7.} Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

^{8.} Guaranteed by characterization.



Table 19. SPI DC Specifications $^{[9]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	-	_	360		_
SID164	ISPI2	Block current consumption at 4 Mbps	-	_	560	μA	_
SID165	ISPI3	Block current consumption at 8 Mbps	_	_	600		-

Table 20. SPI AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166	FSPI	SPI Operating frequency (Master; 6X Oversampling)	-	_	8	MHz	SID166
Fixed SPI	Master Mode A						
SID167	TDMO	MOSI Valid after SClock driving edge	_	_	15		_
SID168	TDSI	MISO Valid before SClock capturing edge	20	_	_	ns	Full clock, late MISO sampling
SID169	тнмо	Previous MOSI data hold time	0	_	_		Referred to Slave capturing edge
Fixed SPI	Slave Mode AC	Specifications					
SID170	TDMI	MOSI Valid before Sclock Capturing edge	40	_	_		-
SID171	TDSO	MISO Valid after Sclock driving edge	-	_	42 + 3*Tcpu	ns	T _{CPU} = 1/F _{CPU}
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	_	-	48	113	-
SID172	THSO	Previous MISO data hold time	0	_	_		_
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	-	_	100	ns	-

Document Number: 002-00122 Rev. *H Page 26 of 41



Table 21. UART DC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	-	-	55	μΑ	_
SID161	I _{UART2}	Block current consumption at 1000 Kbps	_	_	312	μA	-

Table 22. UART AC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	_	1	1	Mbps	-

Table 23. LCD Direct Drive DC Specifications $^{[9]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions		
SID154	I _{LCDLOW}	Operating current in low power mode	-	5	_	μA	16 × 4 small segment disp. at 50 Hz		
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	_		
SID156	LCD _{OFFSET}	Long-term segment offset	_	20	-	mV	_		
SID157	I _{LCDOP1}	LCD system operating current Vbias = 5 V	_	2	_	mA	32 × 4 segments. 50 Hz. 25 °C		
SID158	I _{LCDOP2}	LCD system operating current Vbias = 3.3 V		2	1	ША	32 × 4 segments. 50 Hz. 25 °C		

Table 24. LCD Direct Drive AC Specifications $^{[9]}$

Spec ID	Parameter	Description	Min Typ		Max	Units	Details/Conditions			
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	_			

^{9.} Guaranteed by characterization.



Ordering Information

The marketing part numbers for the PSoC 4100S family are listed in the following table.

		Features												Package					
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	35-WLCSP (0.35mm pitch)	32-QFN	40-QFN	48-TQFP	44-TQFP
	CY8C4124FNI-S403	24	16	4	2	0	1	0		2	5	2	8	31	Χ				
	CY8C4124FNI-S413	24	16	4	2	1	1	0		2	5	2	16	31	Х				
	CY8C4124LQI-S412	24	16	4	2	1	1	0		2	5	2	16	27		Х			
	CY8C4124LQI-S413	24	16	4	2	1	1	0		2	5	2	16	34			Х		
4124	CY8C4124AZI-S413	24	16	4	2	1	1	0		2	5	2	16	36				Х	
	CY8C4124FNI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4124LQI-S432	24	16	4	2	1	1	1	806 ksps	2	5	2	16	27		Х			
	CY8C4124LQI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4124AZI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125FNI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4125LQI-S422	24	32	4	2	0	1	1	806 ksps	2	5	2	16	27		Х			
-	CY8C4125LQI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	34			Х		
-	CY8C4125AZI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36				Х	
-	CY8C4125AXI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36					Х
-	CY8C4125FNI-S413	24	32	4	2	1	1	0		2	5	2	16	31	Х				
	CY8C4125LQI-S412	24	32	4	2	1	1	0		2	5	2	16	27		Х			
4125	CY8C4125LQI-S413	24	32	4	2	1	1	0		2	5	2	16	34			Х		
-	CY8C4125AZI-S413	24	32	4	2	1	1	0		2	5	2	16	36				Х	
	CY8C4125FNI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4125LQI-S432	24	32	4	2	1	1	1	806 ksps	2	5	2	16	27		Х			
	CY8C4125LQI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4125AZI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125AXI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36					Х
	CY8C4126AZI-S423	24	64	8	2	0	1	1	806 ksps	2	5	3	16	36				Х	
	CY8C4126AXI-S423	24	64	8	2	0	1	1	806 ksps	2	5	3	16	36					Х
4126	CY8C4126AZI-S433	24	64	8	2	1	1	1	806 ksps	2	5	3	16	36				Х	
	CY8C4126AXI-S433	24	64	8	2	1	1	1	806 ksps	2	5	3	16	36					Х
	CY8C4145AZI-S423	48	32	4	2	0	1	1	1 Msps	2	5	2	16	36				Х	
4145	CY8C4145AXI-S423	48	32	4	2	0	1	1	1 Msps	2	5	2	16	36					Х
	CY8C4145AXI-S433	48	32	4	2	1	1	1	1 Msps	2	5	2	16	36					Х
	CY8C4146FNI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	31	Х				
	CY8C4146LQI-S422	48	64	8	2	0	1	1	1 Msps	2	5	3	16	27		Х			
	CY8C4146LQI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	34			Х		\vdash
	CY8C4146AZI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36				Х	
14.5	CY8C4146AXI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36					Х
4146	CY8C4146FNI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	31	Х				
	CY8C4146LQI-S432	48	64	8	2	1	1	1	1 Msps	2	5	3	16	27		Х			\vdash
	CY8C4146LQI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	34			Х		\vdash
	CY8C4146AZI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36				Х	\vdash
	CY8C4146AXI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36					Х







Figure 8. 40-pin QFN Package Outline

NOTES:

- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±2 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 *A

Figure 9. 32-pin QFN Package Outline



- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT: 0.0388g
- 4. DIMENSIONS ARE IN MILLIMETERS

001-42168 *E



Document Conventions

Units of Measure

Table 43. Units of Measure

Table 43. Units of Measure							
Symbol	Unit of Measure						
°C	degrees Celsius						
dB	decibel						
fF	femto farad						
Hz	hertz						
KB	1024 bytes						
kbps	kilobits per second						
Khr	kilohour						
kHz	kilohertz						
kΩ	kilo ohm						
ksps	kilosamples per second						
LSB	least significant bit						
Mbps	megabits per second						
MHz	megahertz						
ΜΩ	mega-ohm						
Msps	megasamples per second						
μΑ	microampere						
μF	microfarad						
μH	microhenry						
μs	microsecond						
μV	microvolt						
μW	microwatt						
mA	milliampere						
ms	millisecond						
mV	millivolt						
nA	nanoampere						
ns	nanosecond						
nV	nanovolt						
Ω	ohm						
pF	picofarad						
ppm	parts per million						
ps	picosecond						
S	second						
sps	samples per second						
sqrtHz	square root of hertz						
V	volt						



Revision History

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added $V_{DDD} \ge 2.2V$ at -40 °C under Conditions for specs SID247A, SID90, SID92. Updated Table 15. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5060691	WKA	12/22/2015	Updated SCBs from 2 to 3. Updated SRAM size to 8 KB. Changed WLCSP package to 35-ball WLCSP. Updated Pin List and Alternate Pin Functions. Updated Ordering Information.
*D	5139206	WKA	02/16/2016	Added Errata. Added 35 WLCSP package details. Updated theta J_A and J_C values for all packages. Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated values for SID79, BID194. SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5330930	WKA	07/27/2016	Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications. Removed errata.
*G	5473409	WKA	10/13/2016	Added 44 TQFP pin and package details.
*H	5561833	WKA	01/09/2017	Updated Figure 3. Changed PRGIO references to Smart I/O. Updated DC Specifications. Updated Ordering Information.

Document Number: 002-00122 Rev. *H Page 40 of 41