



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I²C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4125azi-s433">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4125azi-s433</a>

## Contents

<b>Functional Definition</b> .....	<b>4</b>
CPU and Memory Subsystem .....	4
System Resources .....	4
Analog Blocks.....	5
Fixed Function Digital.....	5
GPIO .....	6
Special Function Peripherals.....	6
<b>Pinouts</b> .....	<b>7</b>
Alternate Pin Functions .....	9
<b>Power</b> .....	<b>11</b>
Mode 1: 1.8 V to 5.5 V External Supply .....	11
Mode 2: 1.8 V $\pm$ 5% External Supply.....	11
<b>Development Support</b> .....	<b>12</b>
Documentation .....	12
Online .....	12
Tools.....	12
<b>Electrical Specifications</b> .....	<b>13</b>
Absolute Maximum Ratings.....	13
Device Level Specifications.....	13
Analog Peripherals .....	17
Digital Peripherals .....	25
Memory .....	28
System Resources .....	28
<b>Ordering Information</b> .....	<b>31</b>
<b>Packaging</b> .....	<b>34</b>
Package Diagrams.....	35
<b>Acronyms</b> .....	<b>38</b>
<b>Document Conventions</b> .....	<b>40</b>
Units of Measure .....	40
<b>Revision History</b> .....	<b>41</b>
<b>Sales, Solutions, and Legal Information</b> .....	<b>42</b>
Worldwide Sales and Design Support.....	42
Products .....	42
PSoC® Solutions .....	42
Cypress Developer Community.....	42
Technical Support .....	42

**Figure 1. Block Diagram**


PSoC 4100S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100S allows the customer to make.

## Pinouts

The following table provides the pin list for PSoC 4100S for the 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball CSP packages. All port pins support GPIO.

**Table 1. Pin List**

48-TQFP		44-TQFP		40-QFN		32-QFN		35-CSP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	24	P0.0	22	P0.0	17	P0.0	C3	P0.0
29	P0.1	25	P0.1	23	P0.1	18	P0.1	A5	P0.1
30	P0.2	26	P0.2	24	P0.2	19	P0.2	A4	P0.2
31	P0.3	27	P0.3	25	P0.3	20	P0.3	A3	P0.3
32	P0.4	28	P0.4	26	P0.4	21	P0.4	B3	P0.4
33	P0.5	29	P0.5	27	P0.5	22	P0.5	A6	P0.5
34	P0.6	30	P0.6	28	P0.6	23	P0.6	B4	P0.6
35	P0.7	31	P0.7	29	P0.7			B5	P0.7
36	XRES	32	XRES	30	XRES	24	XRES	B6	XRES
37	VCCD	33	VCCD	31	VCCD	25	VCCD	A7	VCCD
38	VSSD			DN	VSSD	26	VSSD	B7	VSS
39	VDDD	34	VDDD	32	VDDD			C7	VDD
40	VDDA	35	VDDA	33	VDDA	27	VDD	C7	VDD
41	VSSA	36	VSSA	34	VSSA	28	VSSA	B7	VSS
42	P1.0	37	P1.0	35	P1.0	29	P1.0	C4	P1.0
43	P1.1	38	P1.1	36	P1.1	30	P1.1	C5	P1.1
44	P1.2	39	P1.2	37	P1.2	31	P1.2	C6	P1.2
45	P1.3	40	P1.3	38	P1.3	32	P1.3	D7	P1.3
46	P1.4	41	P1.4	39	P1.4			D4	P1.4
47	P1.5	42	P1.5					D5	P1.5
48	P1.6	43	P1.6					D6	P1.6
1	P1.7/VREF	44	P1.7/VREF	40	P1.7/VREF	1	P1.7/VREF	E7	P1.7/VREF
		1	VSSD						
2	P2.0	2	P2.0	1	P2.0	2	P2.0		
3	P2.1	3	P2.1	2	P2.1	3	P2.1		
4	P2.2	4	P2.2	3	P2.2	4	P2.2	D3	P2.2
5	P2.3	5	P2.3	4	P2.3	5	P2.3	E4	P2.3
6	P2.4	6	P2.4	5	P2.4			E5	P2.4
7	P2.5	7	P2.5	6	P2.5	6	P2.5	E6	P2.5
8	P2.6	8	P2.6	7	P2.6	7	P2.6	E3	P2.6
9	P2.7	9	P2.7	8	P2.7	8	P2.7	E2	P2.7
10	VSSD	10	VSSD	9	VSSD				
12	P3.0	11	P3.0	10	P3.0	9	P3.0	E1	P3.0
13	P3.1	12	P3.1	11	P3.1	10	P3.1	D2	P3.1
14	P3.2	13	P3.2	12	P3.2	11	P3.2	D1	P3.2
16	P3.3	14	P3.3	13	P3.3	12	P3.3	C1	P3.3
17	P3.4	15	P3.4	14	P3.4			C2	P3.4
18	P3.5	16	P3.5	15	P3.5				

**Table 1. Pin List (continued)**

48-TQFP		44-TQFP		40-QFN		32-QFN		35-CSP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
19	P3.6	17	P3.6	16	P3.6				
20	P3.7	18	P3.7	17	P3.7				
21	VDDD	19	VDDD						
22	P4.0	20	P4.0	18	P4.0	13	P4.0	B1	P4.0
23	P4.1	21	P4.1	19	P4.1	14	P4.1	B2	P4.1
24	P4.2	22	P4.2	20	P4.2	15	P4.2	A2	P4.2
25	P4.3	23	P4.3	21	P4.3	16	P4.3	A1	P4.3

**Notes:** Pins 11, 15, 26, and 27 are No Connects (NC) on the 48-pin TQFP.

**Descriptions of the Power pins are as follows:**

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

VDD: Power supply to all sections of the chip

VSS: Ground for all sections of the chip

## Alternate Pin Functions

Each Port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.


Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcOMP.in_p[0]				tcpWM.tr_in[0]	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcOMP.in_n[0]				tcpWM.tr_in[1]	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcOMP.in_p[1]						scb[0].spi_select3:0
P0.3	lpcOMP.in_n[1]						scb[2].spi_select0
P0.4	wco.wco_in			scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0	scb[2].uart_tx:1		scb[1].spi_clk:1
P0.7			tcpWM.line[0]:2	scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0	ctb0_oa0+		tcpWM.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-		tcpWM.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out		tcpWM.line[3]:1	scb[0].uart_cts:1	tcpWM.tr_in[2]	scb[2].i2c_scl:1	scb[0].spi_clk:1
P1.3	ctb0_oa1_out		tcpWM.line_compl[3]:1	scb[0].uart_rts:1	tcpWM.tr_in[3]	scb[2].i2c_sda:1	scb[0].spi_select0:1
P1.4	ctb0_oa1-						scb[0].spi_select1:1
P1.5	ctb0_oa1+						scb[0].spi_select2:1
P1.6	ctb0_oa0+						scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1						scb[2].spi_clk
P2.0	sarmux[0]	prgio[0].io[0]	tcpWM.line[4]:0	csd.comp	tcpWM.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	prgio[0].io[1]	tcpWM.line_compl[4]:0		tcpWM.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	prgio[0].io[2]					scb[1].spi_clk:2
P2.3	sarmux[3]	prgio[0].io[3]					scb[1].spi_select0:2

Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P2.4	sarmux[4]	prg[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux[5]	prg[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux[6]	prg[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7	sarmux[7]	prg[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	scb[2].spi_mosi
P3.0		prg[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prg[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prg[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prg[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prg[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prg[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		prg[1].io[6]	tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		prg[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso
P4.0	csd.vref_ext			scb[0].uart_rx:0		scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0		scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0

## Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V<sub>DD</sub> input.


**Figure 4. Power Supply Connections**



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V ±5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

**Figure 5. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active**

Power supply bypass connections example



**GPIO**
**Table 5. GPIO DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID57	$V_{IH}^{[3]}$	Input voltage high threshold	$0.7 \times V_{DDD}$	—	—	V	CMOS Input
SID58	$V_{IL}$	Input voltage low threshold	—	—	$0.3 \times V_{DDD}$		CMOS Input
SID241	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} < 2.7$ V	$0.7 \times V_{DDD}$	—	—		—
SID242	$V_{IL}$	LVTTL input, $V_{DDD} < 2.7$ V	—	—	$0.3 \times V_{DDD}$		—
SID243	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} \geq 2.7$ V	2.0	—	—		—
SID244	$V_{IL}$	LVTTL input, $V_{DDD} \geq 2.7$ V	—	—	0.8		—
SID59	$V_{OH}$	Output voltage high level	$V_{DDD} - 0.6$	—	—		$I_{OH} = 4$ mA at 3 V $V_{DDD}$
SID60	$V_{OH}$	Output voltage high level	$V_{DDD} - 0.5$	—	—		$I_{OH} = 1$ mA at 1.8 V $V_{DDD}$
SID61	$V_{OL}$	Output voltage low level	—	—	0.6		$I_{OL} = 4$ mA at 1.8 V $V_{DDD}$
SID62	$V_{OL}$	Output voltage low level	—	—	0.6		$I_{OL} = 10$ mA at 3 V $V_{DDD}$
SID62A	$V_{OL}$	Output voltage low level	—	—	0.4		$I_{OL} = 3$ mA at 3 V $V_{DDD}$
SID63	$R_{PULLUP}$	Pull-up resistor	3.5	5.6	8.5	kΩ	—
SID64	$R_{PULLDOWN}$	Pull-down resistor	3.5	5.6	8.5		—
SID65	$I_{IL}$	Input leakage current (absolute value)	—	—	2	nA	$25$ °C, $V_{DDD} = 3.0$ V
SID66	$C_{IN}$	Input capacitance	—	—	7	pF	—
SID67 <sup>[4]</sup>	$V_{HYSTTL}$	Input hysteresis LVTTL	25	40	—	mV	$V_{DDD} \geq 2.7$ V
SID68 <sup>[4]</sup>	$V_{HYSMOS}$	Input hysteresis CMOS	$0.05 \times V_{DDD}$	—	—		$V_{DD} < 4.5$ V
SID68A <sup>[4]</sup>	$V_{HYSMOS5V5}$	Input hysteresis CMOS	200	—	—		$V_{DD} > 4.5$ V
SID69 <sup>[4]</sup>	$I_{DIODE}$	Current through protection diode to $V_{DD}/V_{SS}$	—	—	100	μA	—
SID69A <sup>[4]</sup>	$I_{TOT\_GPIO}$	Maximum total source or sink chip current	—	—	200	mA	—

**Table 6. GPIO AC Specifications**

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID70	$T_{RISEF}$	Rise time in fast strong mode	2	—	12	ns	$3.3$ V $V_{DDD}$ , Cload = 25 pF
SID71	$T_{FALLF}$	Fall time in fast strong mode	2	—	12		$3.3$ V $V_{DDD}$ , Cload = 25 pF
SID72	$T_{RISES}$	Rise time in slow strong mode	10	—	60	—	$3.3$ V $V_{DDD}$ , Cload = 25 pF

**Notes**

3.  $V_{IH}$  must not exceed  $V_{DDD} + 0.2$  V.  
4. Guaranteed by characterization.

**Table 6. GPIO AC Specifications**

(Guaranteed by Characterization) (*continued*)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	—	60	—	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOOUT1</sub>	GPIO F <sub>OUT</sub> ; 3.3 V ≤ V <sub>DDD</sub> ≤ 5.5 V Fast strong mode	—	—	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOOUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V ≤ V <sub>DDD</sub> ≤ 3.3 V Fast strong mode	—	—	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOOUT3</sub>	GPIO F <sub>OUT</sub> ; 3.3 V ≤ V <sub>DDD</sub> ≤ 5.5 V Slow strong mode	—	—	7		90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOOUT4</sub>	GPIO F <sub>OUT</sub> ; 1.71 V ≤ V <sub>DDD</sub> ≤ 3.3 V Slow strong mode.	—	—	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V ≤ V <sub>DDD</sub> ≤ 5.5 V	—	—	48		90/10% V <sub>IO</sub>

XRES

**Table 7. XRES DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	—	—	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	—	—	0.3 × V <sub>DDD</sub>		
SID79	R <sub>PULLUP</sub>	Pull-up resistor	—	60	—	kΩ	—
SID80	C <sub>IN</sub>	Input capacitance	—	—	7	pF	—
SID81 <sup>[5]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	—	100	—	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5 V
SID82	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	—	—	100	μA	

**Table 8. XRES AC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID83 <sup>[5]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	1	—	—	μs	—
BID194 <sup>[5]</sup>	T <sub>RESETWAKE</sub>	Wake-up time from reset release	—	—	2.7	ms	—

**Note**

5. Guaranteed by characterization.

## Analog Peripherals

**Table 9. CTBm Opamp Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
	I <sub>DD</sub>	Opamp block current, External load					
SID269	I <sub>DD_HI</sub>	power=hi	—	1100	1850	μA	—
SID270	I <sub>DD_MED</sub>	power=med	—	550	950		—
SID271	I <sub>DD_LOW</sub>	power=lo	—	150	350		—
	G <sub>BW</sub>	Load = 20 pF, 0.1 mA V <sub>DDA</sub> = 2.7 V					
SID272	G <sub>BW_HI</sub>	power=hi	6	—	—	MHz	Input and output are 0.2 V to V <sub>DDA</sub> -0.2 V
SID273	G <sub>BW_MED</sub>	power=med	3	—	—		Input and output are 0.2 V to V <sub>DDA</sub> -0.2 V
SID274	G <sub>BW_LO</sub>	power=lo	—	1	—		Input and output are 0.2 V to V <sub>DDA</sub> -0.2 V
	I <sub>OUT_MAX</sub>	V <sub>DDA</sub> = 2.7 V, 500 mV from rail					
SID275	I <sub>OUT_MAX_HI</sub>	power=hi	10	—	—	mA	Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID276	I <sub>OUT_MAX_MID</sub>	power=mid	10	—	—		Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID277	I <sub>OUT_MAX_LO</sub>	power=lo	—	5	—		Output is 0.5 V V <sub>DDA</sub> -0.5 V
	I <sub>OUT</sub>	V <sub>DDA</sub> = 1.71 V, 500 mV from rail					
SID278	I <sub>OUT_MAX_HI</sub>	power=hi	4	—	—	mA	Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID279	I <sub>OUT_MAX_MID</sub>	power=mid	4	—	—		Output is 0.5 V V <sub>DDA</sub> -0.5 V
SID280	I <sub>OUT_MAX_LO</sub>	power=lo	—	2	—		Output is 0.5 V V <sub>DDA</sub> -0.5 V
	I <sub>DD_Int</sub>	Opamp block current Internal Load					
SID269_I	I <sub>DD_HI_Int</sub>	power=hi	—	1500	1700	μA	—
SID270_I	I <sub>DD_MED_Int</sub>	power=med	—	700	900		—
SID271_I	I <sub>DD_LOW_Int</sub>	power=lo	—	—	—		—
	G <sub>BW</sub>	V <sub>DDA</sub> = 2.7 V	—	—	—		—
SID272_I	G <sub>BW_HI_Int</sub>	power=hi	8	—	—	MHz	Output is 0.25 V to V <sub>DDA</sub> -0.25 V

**Table 10. Comparator DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID84	$V_{OFFSET1}$	Input offset voltage, Factory trim	—	—	$\pm 10$	mV	
SID85	$V_{OFFSET2}$	Input offset voltage, Custom trim	—	—	$\pm 4$		
SID86	$V_{HYST}$	Hysteresis when enabled	—	10	35		
SID87	$V_{ICM1}$	Input common mode voltage in normal mode	0	—	$V_{DDD}-0.1$	V	Modes 1 and 2
SID247	$V_{ICM2}$	Input common mode voltage in low power mode	0	—	$V_{DDD}$		
SID247A	$V_{ICM3}$	Input common mode voltage in ultra low power mode	0	—	$V_{DDD}-1.15$		$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$
SID88	$C_{MRR}$	Common mode rejection ratio	50	—	—	dB	$V_{DDD} \geq 2.7\text{V}$
SID88A	$C_{MRR}$	Common mode rejection ratio	42	—	—		$V_{DDD} \leq 2.7\text{V}$
SID89	$I_{CMP1}$	Block current, normal mode	—	—	400	$\mu\text{A}$	
SID248	$I_{CMP2}$	Block current, low power mode	—	—	100		
SID259	$I_{CMP3}$	Block current in ultra low-power mode	—	—	6		$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$
SID90	$Z_{CMP}$	DC Input impedance of comparator	35	—	—	MΩ	

**Table 11. Comparator AC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	—	38	110	ns	
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	—	70	200		
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	—	2.3	15	μs	$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$

**Table 12. Temperature Sensor Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	-5	$\pm 1$	5	°C	-40 to +85 °C

**Table 13. SAR Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
<b>SAR ADC DC Specifications</b>							
SID94	A_RES	Resolution	—	—	12	bits	
SID95	A_CHNLS_S	Number of channels - single ended	—	—	16		
SID96	A-CHNKS_D	Number of channels - differential	—	—	4		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	—	—	—		Yes.
SID98	A_GAINERR	Gain error	—	—	$\pm 0.1$	%	With external reference.

**Table 15. 10-bit CapSense ADC Specifications (continued)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	—	61	—	dB	With 10-Hz input sine wave, external 2.4-V reference, V <sub>REF</sub> (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	—	—	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 kspS	—	—	2	LSB	V <sub>REF</sub> = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 kspS	—	—	1	LSB	

### Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

**Table 16. TCPWM Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	—	—	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	—	—	155		All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	—	—	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	—	—	F <sub>c</sub>	MHz	F <sub>c</sub> max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/F <sub>c</sub>	—	—	ns	For all trigger events <sup>[7]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/F <sub>c</sub>	—	—		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T <sub>CRES</sub>	Resolution of counter	1/F <sub>c</sub>	—	—		Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/F <sub>c</sub>	—	—		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/F <sub>c</sub>	—	—		Minimum pulse width between Quadrature phase inputs

I<sup>2</sup>C

**Table 17. Fixed I<sup>2</sup>C DC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	—	—	50	μA	—
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	—	—	135		—
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	—	—	310		—
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	—	—	1.4		

**Table 18. Fixed I<sup>2</sup>C AC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	—	—	1	Msps	—

#### Notes

7. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

#### Note

8. Guaranteed by characterization.

*SWD Interface*
**Table 29. SWD Interface Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	—	—	14	MHz	SWDCLK $\leq 1/3$ CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \leq V_{DD} \leq 3.3 \text{ V}$	—	—	7		SWDCLK $\leq 1/3$ CPU clock frequency
SID215 <sup>[12]</sup>	T_SWDI_SETUP	$T = 1/f \text{ SWDCLK}$	$0.25^*T$	—	—	ns	—
SID216 <sup>[12]</sup>	T_SWDI_HOLD	$T = 1/f \text{ SWDCLK}$	$0.25^*T$	—	—		—
SID217 <sup>[12]</sup>	T_SWDO_VALID	$T = 1/f \text{ SWDCLK}$	—	—	$0.5^*T$		—
SID217A <sup>[12]</sup>	T_SWDO_HOLD	$T = 1/f \text{ SWDCLK}$	1	—	—		—

*Internal Main Oscillator*
**Table 30. IMO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID218	IIMO1	IMO operating current at 48 MHz	—	—	250	µA	—
SID219	IIMO2	IMO operating current at 24 MHz	—	—	180	µA	—

**Table 31. IMO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID223	FIMOTOL1	Frequency variation at 24, 32, and 48 MHz (trimmed)	—	—	$\pm 2$	%	—
SID226	TSTARTIMO	IMO startup time	—	—	7	µs	—
SID228	TJITRMSIMO2	RMS jitter at 24 MHz	—	145	—	ps	—

*Internal Low-Speed Oscillator*
**Table 32. ILO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID231 <sup>[12]</sup>	IIL01	ILO operating current	—	0.3	1.05	µA	—

**Table 33. ILO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234 <sup>[12]</sup>	TSTARTILO1	ILO startup time	—	—	2	ms	—
SID236 <sup>[12]</sup>	TILODUTY	ILO duty cycle	40	50	60	%	—
SID237	FILOTRIM1	ILO frequency range	20	40	80	kHz	—

**Note**

12. Guaranteed by characterization.

**Table 34. Watch Crystal Oscillator (WCO) Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	–	32.768	–	kHz	
SID399	FTOL	Frequency tolerance	–	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	–	50	–	kΩ	
SID401	PD	Drive Level	–	–	1	μW	
SID402	TSTART	Startup time	–	–	500	ms	
SID403	CL	Crystal Load Capacitance	6	–	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	–	1.35	–	pF	
SID405	IWCO1	Operating Current (high power mode)	–	–	8	uA	
SID406	IWCO2	Operating Current (low power mode)	–	–	1	uA	

**Table 35. External Clock Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID305 <sup>[13]</sup>	ExtClkFreq	External clock input frequency	0	–	48	MHz	–
SID306 <sup>[13]</sup>	ExtClkDuty	Duty cycle; measured at V <sub>DD</sub> /2	45	–	55	%	–

**Table 36. Block Specs**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID262 <sup>[13]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	–	4	Periods	–

**Table 37. Smart I/O Pass-through Time (Delay in Bypass Mode)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in bypass mode	–	–	1.6	ns	

**Note**


13. Guaranteed by characterization.

The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
A	Family	1	4100 Family
B	CPU Speed	2	24 MHz
		4	48 MHz
C	Flash Capacity	4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package Code	AX	TQFP (0.8mm pitch)
		AZ	TQFP (0.5mm pitch)
		LQ	QFN
		PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
S	Silicon Family	S	PSoC 4A-S1, PSoC 4A-S2
		M	PSoC 4A-M
		L	PSoC 4A-L
		BL	PSoC 4A-BLE
XYZ	Attributes Code	000-999	Code of feature set in the specific family

The following is an example of a part number:

### Example



## Packaging

The PSoC 4100S will be offered in 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages. Package dimensions and Cypress drawing numbers are in the following table.

**Table 38. Package List**

Spec ID#	Package	Description	Package Dwg
BID20	48-pin TQFP	7 × 7 × 1.4-mm height with 0.5-mm pitch	51-85135
BID20A	44-pin TQFP	10 × 10 × 1.6-mm height with 0.8-mm pitch	51-85064
BID27	40-pin QFN	6 × 6 × 0.6-mm height with 0.5-mm pitch	001-80659
BID34A	32-pin QFN	5 × 5 × 0.6-mm height with 0.5-mm pitch	001-42168
BID34D	35-ball WLCSP	2.6 × 2.1 × 0.48-mm height with 0.35-mm pitch	002-09958

**Table 39. Package Thermal Characteristics**

Parameter	Description	Package	Min	Typ	Max	Units
TA	Operating Ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	-	100	°C
TJA	Package $\theta_{JA}$	48-pin TQFP	-	74.8	-	°C/Watt
TJC	Package $\theta_{JC}$	48-pin TQFP	-	35.7	-	°C/Watt
TJA	Package $\theta_{JA}$	44-pin TQFP	-	57.2	-	°C/Watt
TJC	Package $\theta_{JC}$	44-pin TQFP	-	17.5	-	°C/Watt
TJA	Package $\theta_{JA}$	40-pin QFN	-	17.8	-	°C/Watt
TJC	Package $\theta_{JC}$	40-pin QFN	-	2.8	-	°C/Watt
TJA	Package $\theta_{JA}$	32-pin QFN	-	19.9	-	°C/Watt
TJC	Package $\theta_{JC}$	32-pin QFN	-	4.3	-	°C/Watt
TJA	Package $\theta_{JA}$	35-ball WLCSP	-	43	-	°C/Watt
TJC	Package $\theta_{JC}$	35-ball WLCSP	-	0.3	-	°C/Watt

**Table 40. Solder Reflow Peak Temperature**

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

**Table 41. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020**

Package	MSL
All except WLCSP	MSL 3
35-ball WLCSP	MSL 1

## Acronyms

**Table 42. Acronyms Used in this Document**

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

**Table 42. Acronyms Used in this Document (continued)**

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

## Document Conventions

### Units of Measure

**Table 43. Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

## Revision History

Description Title: PSoC® 4: PSoC 4100S Family Datasheet Programmable System-on-Chip (PSoC) Document Number: 002-00122				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added $V_{DDD} \geq 2.2V$ at $-40^{\circ}\text{C}$ under Conditions for specs SID247A, SID90, SID92. Updated Table 15. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5060691	WKA	12/22/2015	Updated SCBs from 2 to 3. Updated SRAM size to 8 KB. Changed WLCSP package to 35-ball WLCSP. Updated Pin List and Alternate Pin Functions. Updated Ordering Information.
*D	5139206	WKA	02/16/2016	Added Errata. Added 35 WLCSP package details. Updated theta $J_A$ and $J_C$ values for all packages. Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated values for SID79, BID194, SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5330930	WKA	07/27/2016	Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications. Removed errata.
*G	5473409	WKA	10/13/2016	Added 44 TQFP pin and package details.
*H	5561833	WKA	01/09/2017	Updated Figure 3. Changed PRGIO references to Smart I/O. Updated DC Specifications. Updated Ordering Information.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

---

© Cypress Semiconductor Corporation 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.