

Welcome to [E-XFL.COM](#)


What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I²C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4125lqi-s433

Figure 1. Block Diagram


PSoC 4100S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100S allows the customer to make.

Pinouts

The following table provides the pin list for PSoC 4100S for the 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball CSP packages. All port pins support GPIO.

Table 1. Pin List

48-TQFP		44-TQFP		40-QFN		32-QFN		35-CSP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	24	P0.0	22	P0.0	17	P0.0	C3	P0.0
29	P0.1	25	P0.1	23	P0.1	18	P0.1	A5	P0.1
30	P0.2	26	P0.2	24	P0.2	19	P0.2	A4	P0.2
31	P0.3	27	P0.3	25	P0.3	20	P0.3	A3	P0.3
32	P0.4	28	P0.4	26	P0.4	21	P0.4	B3	P0.4
33	P0.5	29	P0.5	27	P0.5	22	P0.5	A6	P0.5
34	P0.6	30	P0.6	28	P0.6	23	P0.6	B4	P0.6
35	P0.7	31	P0.7	29	P0.7			B5	P0.7
36	XRES	32	XRES	30	XRES	24	XRES	B6	XRES
37	VCCD	33	VCCD	31	VCCD	25	VCCD	A7	VCCD
38	VSSD			DN	VSSD	26	VSSD	B7	VSS
39	VDDD	34	VDDD	32	VDDD			C7	VDD
40	VDDA	35	VDDA	33	VDDA	27	VDD	C7	VDD
41	VSSA	36	VSSA	34	VSSA	28	VSSA	B7	VSS
42	P1.0	37	P1.0	35	P1.0	29	P1.0	C4	P1.0
43	P1.1	38	P1.1	36	P1.1	30	P1.1	C5	P1.1
44	P1.2	39	P1.2	37	P1.2	31	P1.2	C6	P1.2
45	P1.3	40	P1.3	38	P1.3	32	P1.3	D7	P1.3
46	P1.4	41	P1.4	39	P1.4			D4	P1.4
47	P1.5	42	P1.5					D5	P1.5
48	P1.6	43	P1.6					D6	P1.6
1	P1.7/VREF	44	P1.7/VREF	40	P1.7/VREF	1	P1.7/VREF	E7	P1.7/VREF
		1	VSSD						
2	P2.0	2	P2.0	1	P2.0	2	P2.0		
3	P2.1	3	P2.1	2	P2.1	3	P2.1		
4	P2.2	4	P2.2	3	P2.2	4	P2.2	D3	P2.2
5	P2.3	5	P2.3	4	P2.3	5	P2.3	E4	P2.3
6	P2.4	6	P2.4	5	P2.4			E5	P2.4
7	P2.5	7	P2.5	6	P2.5	6	P2.5	E6	P2.5
8	P2.6	8	P2.6	7	P2.6	7	P2.6	E3	P2.6
9	P2.7	9	P2.7	8	P2.7	8	P2.7	E2	P2.7
10	VSSD	10	VSSD	9	VSSD				
12	P3.0	11	P3.0	10	P3.0	9	P3.0	E1	P3.0
13	P3.1	12	P3.1	11	P3.1	10	P3.1	D2	P3.1
14	P3.2	13	P3.2	12	P3.2	11	P3.2	D1	P3.2
16	P3.3	14	P3.3	13	P3.3	12	P3.3	C1	P3.3
17	P3.4	15	P3.4	14	P3.4			C2	P3.4
18	P3.5	16	P3.5	15	P3.5				

Alternate Pin Functions

Each Port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.


Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcOMP.in_p[0]				tcpWM.tr_in[0]	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcOMP.in_n[0]				tcpWM.tr_in[1]	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcOMP.in_p[1]						scb[0].spi_select3:0
P0.3	lpcOMP.in_n[1]						scb[2].spi_select0
P0.4	wco.wco_in			scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0	scb[2].uart_tx:1		scb[1].spi_clk:1
P0.7			tcpWM.line[0]:2	scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0	ctb0_oa0+		tcpWM.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-		tcpWM.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out		tcpWM.line[3]:1	scb[0].uart_cts:1	tcpWM.tr_in[2]	scb[2].i2c_scl:1	scb[0].spi_clk:1
P1.3	ctb0_oa1_out		tcpWM.line_compl[3]:1	scb[0].uart_rts:1	tcpWM.tr_in[3]	scb[2].i2c_sda:1	scb[0].spi_select0:1
P1.4	ctb0_oa1-						scb[0].spi_select1:1
P1.5	ctb0_oa1+						scb[0].spi_select2:1
P1.6	ctb0_oa0+						scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1						scb[2].spi_clk
P2.0	sarmux[0]	prgIO[0].io[0]	tcpWM.line[4]:0	csd.comp	tcpWM.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	prgIO[0].io[1]	tcpWM.line_compl[4]:0		tcpWM.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	prgIO[0].io[2]					scb[1].spi_clk:2
P2.3	sarmux[3]	prgIO[0].io[3]					scb[1].spi_select0:2

Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P2.4	sarmux[4]	prg[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux[5]	prg[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux[6]	prg[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7	sarmux[7]	prg[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	scb[2].spi_mosi
P3.0		prg[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prg[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prg[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prg[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prg[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prg[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		prg[1].io[6]	tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		prg[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso
P4.0	csd.vref_ext			scb[0].uart_rx:0		scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0		scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0

Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 4. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V $\pm 5\%$ (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4100S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4100S supplies the internal logic and its output is connected to the V_{CCD} pin. The V_{CCD} pin must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V \pm 5% External Supply


In this mode, the PSoC 4100S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 5. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example



Development Support

The PSoC 4100S family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4100S family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100S family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID1	V_{DDD_ABS}	Digital supply relative to V_{SS}	-0.5	-	6	V	-
SID2	V_{CCD_ABS}	Direct digital core voltage input relative to V_{SS}	-0.5	-	1.95		-
SID3	V_{GPIO_ABS}	GPIO voltage	-0.5	-	$V_{DD}+0.5$		-
SID4	I_{GPIO_ABS}	Maximum current per GPIO	-25	-	25	mA	-
SID5	$I_{GPIO_injection}$	GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5		Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-		-
BID46	LU	Pin current for latch-up	-140	-	140	mA	-

Device Level Specifications

All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ and $T_J \leq 100^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Typical values measured at $V_{DD} = 3.3$ V and 25°C .

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID53	V_{DD}	Power supply input voltage	1.8	-	5.5	V	Internally regulated supply
SID255	V_{DD}	Power supply input voltage ($V_{CCD} = V_{DDD} = V_{DDA}$)	1.71	-	1.89		Internally unregulated supply
SID54	V_{CCD}	Output voltage (for core logic)	-	1.8	-		-
SID55	C_{EFC}	External regulator voltage bypass	-	0.1	-	μF	X5R ceramic or better
SID56	C_{EXC}	Power supply bypass capacitor	-	1	-		X5R ceramic or better

Active Mode, $V_{DD} = 1.8$ V to 5.5 V. Typical values measured at $VDD = 3.3$ V and 25°C .

SID10	I_{DD5}	Execute from flash; CPU at 6 MHz	-	1.8	2.7	mA	Max is at 85°C and 5.5 V
SID16	I_{DD8}	Execute from flash; CPU at 24 MHz	-	3.0	4.75		Max is at 85°C and 5.5 V
SID19	I_{DD11}	Execute from flash; CPU at 48 MHz	-	5.4	6.85		Max is at 85°C and 5.5 V

Note

- Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150°C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

GPIO
Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID57	$V_{IH}^{[3]}$	Input voltage high threshold	$0.7 \times V_{DDD}$	—	—	V	CMOS Input
SID58	V_{IL}	Input voltage low threshold	—	—	$0.3 \times V_{DDD}$		CMOS Input
SID241	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} < 2.7$ V	$0.7 \times V_{DDD}$	—	—		—
SID242	V_{IL}	LVTTL input, $V_{DDD} < 2.7$ V	—	—	$0.3 \times V_{DDD}$		—
SID243	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} \geq 2.7$ V	2.0	—	—		—
SID244	V_{IL}	LVTTL input, $V_{DDD} \geq 2.7$ V	—	—	0.8		—
SID59	V_{OH}	Output voltage high level	$V_{DDD} - 0.6$	—	—		$I_{OH} = 4$ mA at 3 V V_{DDD}
SID60	V_{OH}	Output voltage high level	$V_{DDD} - 0.5$	—	—		$I_{OH} = 1$ mA at 1.8 V V_{DDD}
SID61	V_{OL}	Output voltage low level	—	—	0.6		$I_{OL} = 4$ mA at 1.8 V V_{DDD}
SID62	V_{OL}	Output voltage low level	—	—	0.6		$I_{OL} = 10$ mA at 3 V V_{DDD}
SID62A	V_{OL}	Output voltage low level	—	—	0.4		$I_{OL} = 3$ mA at 3 V V_{DDD}
SID63	R_{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	—
SID64	$R_{PULLDOWN}$	Pull-down resistor	3.5	5.6	8.5		—
SID65	I_{IL}	Input leakage current (absolute value)	—	—	2	nA	25 °C, $V_{DDD} = 3.0$ V
SID66	C_{IN}	Input capacitance	—	—	7	pF	—
SID67 ^[4]	V_{HYSTTL}	Input hysteresis LVTTL	25	40	—	mV	$V_{DDD} \geq 2.7$ V
SID68 ^[4]	$V_{HYSCMOS}$	Input hysteresis CMOS	$0.05 \times V_{DDD}$	—	—		$V_{DD} < 4.5$ V
SID68A ^[4]	$V_{HYSCMOS5V5}$	Input hysteresis CMOS	200	—	—		$V_{DD} > 4.5$ V
SID69 ^[4]	I_{DIODE}	Current through protection diode to V_{DD}/V_{SS}	—	—	100	μA	—
SID69A ^[4]	I_{TOT_GPIO}	Maximum total source or sink chip current	—	—	200	mA	—

Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID70	T_{RISEF}	Rise time in fast strong mode	2	—	12	ns	3.3 V V_{DDD} , Cload = 25 pF
SID71	T_{FALLF}	Fall time in fast strong mode	2	—	12		3.3 V V_{DDD} , Cload = 25 pF
SID72	T_{RISES}	Rise time in slow strong mode	10	—	60	—	3.3 V V_{DDD} , Cload = 25 pF

Notes

3. V_{IH} must not exceed $V_{DDD} + 0.2$ V.
4. Guaranteed by characterization.

Table 6. GPIO AC Specifications

(Guaranteed by Characterization) (*continued*)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID73	T _{FALLS}	Fall time in slow strong mode	10	—	60	—	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOOUT1}	GPIO F _{OUT} ; 3.3 V ≤ V _{DDD} ≤ 5.5 V Fast strong mode	—	—	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOOUT2}	GPIO F _{OUT} ; 1.71 V ≤ V _{DDD} ≤ 3.3 V Fast strong mode	—	—	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOOUT3}	GPIO F _{OUT} ; 3.3 V ≤ V _{DDD} ≤ 5.5 V Slow strong mode	—	—	7		90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOOUT4}	GPIO F _{OUT} ; 1.71 V ≤ V _{DDD} ≤ 3.3 V Slow strong mode.	—	—	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V ≤ V _{DDD} ≤ 5.5 V	—	—	48		90/10% V _{IO}

XRES

Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	—	—	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	—	—	0.3 × V _{DDD}		
SID79	R _{PULLUP}	Pull-up resistor	—	60	—	kΩ	—
SID80	C _{IN}	Input capacitance	—	—	7	pF	—
SID81 ^[5]	V _{HYSXRES}	Input voltage hysteresis	—	100	—	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5 V
SID82	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	—	—	100	μA	

Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID83 ^[5]	T _{RESETWIDTH}	Reset pulse width	1	—	—	μs	—
BID194 ^[5]	T _{RESETWAKE}	Wake-up time from reset release	—	—	2.7	ms	—

Note

5. Guaranteed by characterization.

Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
		General opamp specs for both internal and external modes					
SID281	V _{IN}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	—	V _{DDA} -0.2	V	—
SID282	V _{CM}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	—	V _{DDA} -0.2		—
	V _{OUT}	V _{DDA} = 2.7 V					
SID283	V _{OUT_1}	power=hi, Iload=10 mA	0.5	—	V _{DDA} -0.5	V	—
SID284	V _{OUT_2}	power=hi, Iload=1 mA	0.2	—	V _{DDA} -0.2		—
SID285	V _{OUT_3}	power=med, Iload=1 mA	0.2	—	V _{DDA} -0.2		—
SID286	V _{OUT_4}	power=lo, Iload=0.1 mA	0.2	—	V _{DDA} -0.2		—
SID288	V _{OS_TR}	Offset voltage, trimmed	-1.0	±0.5	1.0	mV	High mode, input 0 V to V _{DDA} -0.2 V
SID288A	V _{OS_TR}	Offset voltage, trimmed	—	±1	—		Medium mode, input 0 V to V _{DDA} -0.2 V
SID288B	V _{OS_TR}	Offset voltage, trimmed	—	±2	—		Low mode, input 0 V to V _{DDA} -0.2 V
SID290	V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	µV/C	High mode
SID290A	V _{OS_DR_TR}	Offset voltage drift, trimmed	—	±10	—		Medium mode
SID290B	V _{OS_DR_TR}	Offset voltage drift, trimmed	—	±10	—		Low mode
SID291	CMRR	DC	70	80	—	dB	Input is 0 V to V _{DDA} -0.2 V, Output is 0.2 V to V _{DDA} -0.2 V
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	—		V _{DDD} = 3.6 V, high-power mode, input is 0.2 V to V _{DDA} -0.2 V
	Noise						
SID294	VN2	Input-referred, 1 kHz, power=Hi	—	72	—	nV/rtHz	3
SID295	VN3	Input-referred, 10 kHz, power=Hi	—	28	—		Input and output are at 0.2 V to V _{DDA} -0.2 V
SID296	VN4	Input-referred, 100 kHz, power=Hi	—	15	—		Input and output are at 0.2 V to V _{DDA} -0.2 V
SID297	C _{LOAD}	Stable up to max. load. Performance specs at 50 pF.	—	—	125	pF	—
SID298	SLEW_RATE	Cload = 50 pF, Power = High, V _{DDA} = 2.7 V	6	—	—	V/µs	—

Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	—	—	25	μs	—
SID299A	OL_GAIN	Open Loop Gain	—	90	—	dB	
	COMP_MODE	Comparator mode; 50 mV drive, $T_{rise} = T_{fall}$ (approx.)					
SID300	TPD1	Response time; power=hi	—	150	—	ns	Input is 0.2 V to V_{DDA} -0.2 V
SID301	TPD2	Response time; power=med	—	500	—		Input is 0.2 V to V_{DDA} -0.2 V
SID302	TPD3	Response time; power=lo	—	2500	—		Input is 0.2 V to V_{DDA} -0.2 V
SID303	VHYST_OP	Hysteresis	—	10	—	mV	—
SID304	WUP_CTB	Wake-up time from Enabled to Usable	—	—	25	μs	—
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	I _{DD_HI_M1}	Mode 1, High current	—	1400	—	μA	25 °C
SID_DS_2	I _{DD_MED_M1}	Mode 1, Medium current	—	700	—		25 °C
SID_DS_3	I _{DD_LOW_M1}	Mode 1, Low current	—	200	—		25 °C
SID_DS_4	I _{DD_HI_M2}	Mode 2, High current	—	120	—		25 °C
SID_DS_5	I _{DD_MED_M2}	Mode 2, Medium current	—	60	—		25 °C
SID_DS_6	I _{DD_LOW_M2}	Mode 2, Low current	—	15	—		25 °C

Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID_DS_7	$G_{BW_HI_M1}$	Mode 1, High current	–	4	–	MHz	20-pF load, no DC load 0.2 V to V_{DDA} -0.2 V
SID_DS_8	$G_{BW_MED_M1}$	Mode 1, Medium current	–	2	–		20-pF load, no DC load 0.2 V to V_{DDA} -0.2 V
SID_DS_9	$G_{BW_LOW_M1}$	Mode 1, Low current	–	0.5	–		20-pF load, no DC load 0.2 V to V_{DDA} -0.2 V
SID_DS_10	$G_{BW_HI_M2}$	Mode 2, High current	–	0.5	–		20-pF load, no DC load 0.2 V to V_{DDA} -0.2 V
SID_DS_11	$G_{BW_MED_M2}$	Mode 2, Medium current	–	0.2	–		20-pF load, no DC load 0.2 V to V_{DDA} -0.2 V
SID_DS_12	$G_{BW_Low_M2}$	Mode 2, Low current	–	0.1	–		20-pF load, no DC load 0.2 V to V_{DDA} -0.2 V
SID_DS_13	$V_{OS_HI_M1}$	Mode 1, High current	–	5	–		With trim 25 °C, 0.2 V to V_{DDA} -0.2 V
SID_DS_14	$V_{OS_MED_M1}$	Mode 1, Medium current	–	5	–		With trim 25 °C, 0.2 V to V_{DDA} -0.2 V
SID_DS_15	$V_{OS_LOW_M2}$	Mode 1, Low current	–	5	–		With trim 25 °C, 0.2 V to V_{DDA} -0.2 V
SID_DS_16	$V_{OS_HI_M2}$	Mode 2, High current	–	5	–		With trim 25 °C, 0.2V to V_{DDA} -0.2 V
SID_DS_17	$V_{OS_MED_M2}$	Mode 2, Medium current	–	5	–		With trim 25 °C, 0.2 V to V_{DDA} -0.2 V
SID_DS_18	$V_{OS_LOW_M2}$	Mode 2, Low current	–	5	–		With trim 25 °C, 0.2 V to V_{DDA} -0.2 V
SID_DS_19	$I_{OUT_HI_M1}$	Mode 1, High current	–	10	–	mA	Output is 0.5 V to V_{DDA} -0.5 V
SID_DS_20	$I_{OUT_MED_M1}$	Mode 1, Medium current	–	10	–		Output is 0.5 V to V_{DDA} -0.5 V
SID_DS_21	$I_{OUT_LOW_M1}$	Mode 1, Low current	–	4	–		Output is 0.5 V to V_{DDA} -0.5 V
SID_DS_22	$I_{OUT_HI_M2}$	Mode 2, High current	–	1	–		
SID_DS_23	$I_{OU_MED_M2}$	Mode 2, Medium current	–	1	–		
SID_DS_24	$I_{OU_LOW_M2}$	Mode 2, Low current	–	0.5	–		

Note

6. Guaranteed by characterization.

Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID84	$V_{OFFSET1}$	Input offset voltage, Factory trim	—	—	± 10	mV	
SID85	$V_{OFFSET2}$	Input offset voltage, Custom trim	—	—	± 4		
SID86	V_{HYST}	Hysteresis when enabled	—	10	35		
SID87	V_{ICM1}	Input common mode voltage in normal mode	0	—	$V_{DDD}-0.1$	V	Modes 1 and 2
SID247	V_{ICM2}	Input common mode voltage in low power mode	0	—	V_{DDD}		
SID247A	V_{ICM3}	Input common mode voltage in ultra low power mode	0	—	$V_{DDD}-1.15$		$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$
SID88	C_{MRR}	Common mode rejection ratio	50	—	—	dB	$V_{DDD} \geq 2.7\text{V}$
SID88A	C_{MRR}	Common mode rejection ratio	42	—	—		$V_{DDD} \leq 2.7\text{V}$
SID89	I_{CMP1}	Block current, normal mode	—	—	400	μA	
SID248	I_{CMP2}	Block current, low power mode	—	—	100		
SID259	I_{CMP3}	Block current in ultra low-power mode	—	—	6		$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$
SID90	Z_{CMP}	DC Input impedance of comparator	35	—	—	MΩ	

Table 11. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	—	38	110	ns	
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	—	70	200		
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	—	2.3	15	μs	$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$

Table 12. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	-5	± 1	5	°C	-40 to +85 °C

Table 13. SAR Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SAR ADC DC Specifications							
SID94	A_RES	Resolution	—	—	12	bits	
SID95	A_CHNLS_S	Number of channels - single ended	—	—	16		
SID96	A-CHNKS_D	Number of channels - differential	—	—	4		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	—	—	—		Yes.
SID98	A_GAINERR	Gain error	—	—	± 0.1	%	With external reference.

Table 13. SAR Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID99	A_OFFSET	Input offset voltage	–	–	2	mV	Measured with 1-V reference
SID100	A_ISAR	Current consumption	–	–	1	mA	
SID101	A_VINS	Input voltage range - single ended	V _{SS}	–	V _{DDA}	V	
SID102	A_VIND	Input voltage range - differential[V _{SS}	–	V _{DDA}	V	
SID103	A_INRES	Input resistance	–	–	2.2	kΩ	
SID104	A_INCAP	Input capacitance	–	–	10	pF	
SID260	VREFSAR	Trimmed internal reference to SAR	–	–	TBD	V	
SAR ADC AC Specifications							
SID106	A_PSRR	Power supply rejection ratio	70	–	–	dB	
SID107	A_CMRR	Common mode rejection ratio	66	–	–	dB	Measured at 1 V
SID108	A_SAMP	Sample rate	–	–	1	Msps	
SID109	A_SNR	Signal-to-noise and distortion ratio (SINAD)	65	–	–	dB	F _{IN} = 10 kHz
SID110	A_BW	Input bandwidth without aliasing	–	–	A_samp/2	kHz	
SID111	A_INL	Integral non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	–1.7	–	2	LSB	V _{REF} = 1 to V _{DD}
SID111A	A_INL	Integral non linearity. V _{DDD} = 1.71 to 3.6, 1 Msps	–1.5	–	1.7	LSB	V _{REF} = 1.71 to V _{DD}
SID111B	A_INL	Integral non linearity. V _{DD} = 1.71 to 5.5, 500 ksps	–1.5	–	1.7	LSB	V _{REF} = 1 to V _{DD}
SID112	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	–1	–	2.2	LSB	V _{REF} = 1 to V _{DD}
SID112A	A_DNL	Differential non linearity. V _{DD} = 1.71 to 3.6, 1 Msps	–1	–	2	LSB	V _{REF} = 1.71 to V _{DD}
SID112B	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 500 ksps	–1	–	2.2	LSB	V _{REF} = 1 to V _{DD}
SID113	A THD	Total harmonic distortion	–	–	–65	dB	F _{IN} = 10 kHz
SID261	FSARINTREF	SAR operating speed without external ref. bypass	–	–	100	ksps	12-bit resolution

Table 14. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	—	82	µA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	—	660	µA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	—	—	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	—	—	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	—	—	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	—	—	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	—	—	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	—	—	10	µs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	—	—	10	µs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	—	2.2	—	nF	5-V rating, X7R or NP0 cap.

Table 15. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SIDA94	A_RES	Resolution	—	—	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	—	—	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	—	—	—	Yes	
SIDA98	A_GAINERR	Gain error	—	—	±2	%	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	—	—	3	mV	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA100	A_ISAR	Current consumption	—	—	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	V _{SSA}	—	V _{DDA}	V	
SIDA103	A_INRES	Input resistance	—	2.2	—	KΩ	
SIDA104	A_INCAP	Input capacitance	—	20	—	pF	
SIDA106	A_PSRR	Power supply rejection ratio	—	60	—	dB	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	—	1	—	µs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	—	—	21.3	µs	Does not include acquisition time. Equivalent to 44.8 kspS including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	—	—	85.3	µs	Does not include acquisition time. Equivalent to 11.6 kspS including acquisition time.

Table 15. 10-bit CapSense ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	—	61	—	dB	With 10-Hz input sine wave, external 2.4-V reference, V _{REF} (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	—	—	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 kspS	—	—	2	LSB	V _{REF} = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 kspS	—	—	1	LSB	

Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 16. TCPWM Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	—	—	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	—	—	155		All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	—	—	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	—	—	F _c	MHz	F _c max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/F _c	—	—	ns	For all trigger events ^[7]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/F _c	—	—		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T _{CRES}	Resolution of counter	1/F _c	—	—		Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/F _c	—	—		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/F _c	—	—		Minimum pulse width between Quadrature phase inputs

I²C

Table 17. Fixed I²C DC Specifications^[8]

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	—	—	50	μA	—
SID150	I _{I2C2}	Block current consumption at 400 kHz	—	—	135		—
SID151	I _{I2C3}	Block current consumption at 1 Mbps	—	—	310		—
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	—	—	1.4		

Table 18. Fixed I²C AC Specifications^[8]

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	—	—	1	Msps	—

Notes

7. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

Note

8. Guaranteed by characterization.

Table 21. UART DC Specifications^[9]

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	–	–	55	µA	–
SID161	I _{UART2}	Block current consumption at 1000 Kbps	–	–	312	µA	–

Table 22. UART AC Specifications^[9]

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	–	–	1	Mbps	–

Table 23. LCD Direct Drive DC Specifications^[9]

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low power mode	–	5	–	µA	16 × 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	–	500	5000	pF	–
SID156	LCD _{OFFSET}	Long-term segment offset	–	20	–	mV	–
SID157	I _{LCDOP1}	LCD system operating current V _{bias} = 5 V	–	2	–	mA	32 × 4 segments. 50 Hz. 25 °C
SID158	I _{LCDOP2}	LCD system operating current V _{bias} = 3.3 V	–	2	–		32 × 4 segments. 50 Hz. 25 °C

Table 24. LCD Direct Drive AC Specifications^[9]

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	–

Note

9. Guaranteed by characterization.

Ordering Information

The marketing part numbers for the PSoC 4100S family are listed in the following table.

Category	MPN	Features										Package						
		Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	35-WLCSP (0.35mm pitch)	32-QFN	40-QFN	48-TQFP
4124	CY8C4124FNI-S403	24	16	4	2	0	1	0		2	5	2	8	31	X			
	CY8C4124FNI-S413	24	16	4	2	1	1	0		2	5	2	16	31	X			
	CY8C4124LQI-S412	24	16	4	2	1	1	0		2	5	2	16	27		X		
	CY8C4124LQI-S413	24	16	4	2	1	1	0		2	5	2	16	34		X		
	CY8C4124AZI-S413	24	16	4	2	1	1	0		2	5	2	16	36			X	
	CY8C4124FNI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	31	X			
	CY8C4124LQI-S432	24	16	4	2	1	1	1	806 ksps	2	5	2	16	27		X		
	CY8C4124LQI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	34			X	
	CY8C4124AZI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	36			X	
4125	CY8C4125FNI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	31	X			
	CY8C4125LQI-S422	24	32	4	2	0	1	1	806 ksps	2	5	2	16	27		X		
	CY8C4125LQI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	34			X	
	CY8C4125AZI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36			X	
	CY8C4125AXI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36				X
	CY8C4125FNI-S413	24	32	4	2	1	1	0		2	5	2	16	31	X			
	CY8C4125LQI-S412	24	32	4	2	1	1	0		2	5	2	16	27		X		
	CY8C4125LQI-S413	24	32	4	2	1	1	0		2	5	2	16	34			X	
	CY8C4125AZI-S413	24	32	4	2	1	1	0		2	5	2	16	36			X	
	CY8C4125FNI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	31	X			
	CY8C4125LQI-S432	24	32	4	2	1	1	1	806 ksps	2	5	2	16	27		X		
	CY8C4125LQI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	34			X	
	CY8C4125AZI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36			X	
	CY8C4125AXI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36			X	
4126	CY8C4126AZI-S423	24	64	8	2	0	1	1	806 ksps	2	5	3	16	36				X
	CY8C4126AXI-S423	24	64	8	2	0	1	1	806 ksps	2	5	3	16	36				X
	CY8C4126AZI-S433	24	64	8	2	1	1	1	806 ksps	2	5	3	16	36			X	
	CY8C4126AXI-S433	24	64	8	2	1	1	1	806 ksps	2	5	3	16	36			X	
4145	CY8C4145AZI-S423	48	32	4	2	0	1	1	1 Msps	2	5	2	16	36				X
	CY8C4145AXI-S423	48	32	4	2	0	1	1	1 Msps	2	5	2	16	36				X
	CY8C4145AXI-S433	48	32	4	2	1	1	1	1 Msps	2	5	2	16	36				X
4146	CY8C4146FNI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	31	X			
	CY8C4146LQI-S422	48	64	8	2	0	1	1	1 Msps	2	5	3	16	27		X		
	CY8C4146LQI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	34			X	
	CY8C4146AZI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36			X	
	CY8C4146AXI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36				X
	CY8C4146FNI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	31	X			
	CY8C4146LQI-S432	48	64	8	2	1	1	1	1 Msps	2	5	3	16	27		X		
	CY8C4146LQI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	34			X	
	CY8C4146AZI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36			X	
	CY8C4146AXI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36			X	

Packaging

The PSoC 4100S will be offered in 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages. Package dimensions and Cypress drawing numbers are in the following table.

Table 38. Package List

Spec ID#	Package	Description	Package Dwg
BID20	48-pin TQFP	7 × 7 × 1.4-mm height with 0.5-mm pitch	51-85135
BID20A	44-pin TQFP	10 × 10 × 1.6-mm height with 0.8-mm pitch	51-85064
BID27	40-pin QFN	6 × 6 × 0.6-mm height with 0.5-mm pitch	001-80659
BID34A	32-pin QFN	5 × 5 × 0.6-mm height with 0.5-mm pitch	001-42168
BID34D	35-ball WLCSP	2.6 × 2.1 × 0.48-mm height with 0.35-mm pitch	002-09958

Table 39. Package Thermal Characteristics

Parameter	Description	Package	Min	Typ	Max	Units
TA	Operating Ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	-	100	°C
TJA	Package θ_{JA}	48-pin TQFP	-	74.8	-	°C/Watt
TJC	Package θ_{JC}	48-pin TQFP	-	35.7	-	°C/Watt
TJA	Package θ_{JA}	44-pin TQFP	-	57.2	-	°C/Watt
TJC	Package θ_{JC}	44-pin TQFP	-	17.5	-	°C/Watt
TJA	Package θ_{JA}	40-pin QFN	-	17.8	-	°C/Watt
TJC	Package θ_{JC}	40-pin QFN	-	2.8	-	°C/Watt
TJA	Package θ_{JA}	32-pin QFN	-	19.9	-	°C/Watt
TJC	Package θ_{JC}	32-pin QFN	-	4.3	-	°C/Watt
TJA	Package θ_{JA}	35-ball WLCSP	-	43	-	°C/Watt
TJC	Package θ_{JC}	35-ball WLCSP	-	0.3	-	°C/Watt

Table 40. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

Table 41. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All except WLCSP	MSL 3
35-ball WLCSP	MSL 1

Revision History

Description Title: PSoC® 4: PSoC 4100S Family Datasheet Programmable System-on-Chip (PSoC) Document Number: 002-00122				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added $V_{DDD} \geq 2.2V$ at -40°C under Conditions for specs SID247A, SID90, SID92. Updated Table 15. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5060691	WKA	12/22/2015	Updated SCBs from 2 to 3. Updated SRAM size to 8 KB. Changed WLCSP package to 35-ball WLCSP. Updated Pin List and Alternate Pin Functions. Updated Ordering Information.
*D	5139206	WKA	02/16/2016	Added Errata. Added 35 WLCSP package details. Updated theta J_A and J_C values for all packages. Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated values for SID79, BID194, SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5330930	WKA	07/27/2016	Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications. Removed errata.
*G	5473409	WKA	10/13/2016	Added 44 TQFP pin and package details.
*H	5561833	WKA	01/09/2017	Updated Figure 3. Changed PRGIO references to Smart I/O. Updated DC Specifications. Updated Ordering Information.