



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4126azi-s423






Figure 1. Block Diagram

PSoC 4100S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100S allows the customer to make.



Reset

The PSoC 4100S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Analog Blocks

12-bit SAR ADC


The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

Figure 3. SAR ADC



Two Opamps (Continuous-Time Block; CTB)

The PSoC 4100S has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage

Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

Low-power Comparators (LPC)

The PSoC 4100S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

Current DACs

The PSoC 4100S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4100S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Programmable Digital Blocks

The Programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4100S.

Serial Communication Block (SCB)

The PSoC 4100S has three serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also



Table 1. Pin List (continued)

48-T	QFP	44-T	QFP	40-0	QFN	32-QFN		35-	CSP
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
19	P3.6	17	P3.6	16	P3.6				
20	P3.7	18	P3.7	17	P3.7				
21	VDDD	19	VDDD						
22	P4.0	20	P4.0	18	P4.0	13	P4.0	B1	P4.0
23	P4.1	21	P4.1	19	P4.1	14	P4.1	B2	P4.1
24	P4.2	22	P4.2	20	P4.2	15	P4.2	A2	P4.2
25	P4.3	23	P4.3	21	P4.3	16	P4.3	A1	P4.3

Notes: Pins 11, 15, 26, and 27 are No Connects (NC) on the 48-pin TQFP.

Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section. VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V \pm 5%) VDD: Power supply to all sections of the chip VSS: Ground for all sections of the chip



Alternate Pin Functions

Each Port pin has can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.

Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcomp.in_p[0]				tcpwm.tr_in[0]	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]				tcpwm.tr_in[1]	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]						scb[2].spi_select0
P0.4	wco.wco_in			scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0	scb[2].uart_tx:1		scb[1].spi_clk:1
P0.7			tcpwm.line[0]:2	scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0	ctb0_oa0+		tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-		tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out		tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]	scb[2].i2c_scl:1	scb[0].spi_clk:1
P1.3	ctb0_oa1_out		tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]	scb[2].i2c_sda:1	scb[0].spi_select0:1
P1.4	ctb0_oa1-						scb[0].spi_select1:1
P1.5	ctb0_oa1+						scb[0].spi_select2:1
P1.6	ctb0_oa0+						scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1						scb[2].spi_clk
P2.0	sarmux[0]	prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	prgio[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	prgio[0].io[2]					scb[1].spi_clk:2
P2.3	sarmux[3]	prgio[0].io[3]					scb[1].spi_select0:2



Table 3. DC Specifications (continued)

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
Sleep Mode,	VDDD = 1.8 V to	5.5 V (Regulator on)					
SID22	IDD17	I ² C wakeup WDT, and Comparators on	_	1.7	2.2	mA	6 MHZ. Max is at 85 °C and 5.5 V.
SID25	IDD20	I ² C wakeup, WDT, and Comparators on.	_	2.2	2.5		12 MHZ. Max is at 85 °C and 5.5 V.
Sleep Mode,	V _{DDD} = 1.71 V to	o 1.89 V (Regulator bypassed)				· •	
SID28	IDD23	I ² C wakeup, WDT, and Comparators on	_	0.7	0.9	mA	6 MHZ. Max is at 85 °C and 5.5 V.
SID28A	IDD23A	I ² C wakeup, WDT, and Comparators on	_	1	1.2	mA	12 MHZ. Max is at 85 °C and 5.5 V.
Deep Sleep	Mode, V _{DD} = 1.8	V to 3.6 V (Regulator on)		•			
SID31	I _{DD26}	I ² C wakeup and WDT on	_	2.5	60	μA	Max is at 3.6 V and 85 °C.
Deep Sleep	Mode, V _{DD} = 3.6	V to 5.5 V (Regulator on)				1	
SID34	I _{DD29}	I ² C wakeup and WDT on	_	2.5	60	μА	Max is at 5.5 V and 85 °C.
Deep Sleep	Mode, V _{DD} = V _{CO}	_{CD} = 1.71 V to 1.89 V (Regulator bypasse	ed)			1	
SID37	I _{DD32}	I ² C wakeup and WDT on	_	2.5	65	μΑ	Max is at 1.89 V and 85 °C.
XRES Curre	nt			•		•	
SID307	I _{DD_XR}	Supply current while XRES asserted	_	2	5	mA	_

Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	_	48	MHz	$1.71 \le V_{DD} \le 5.5$
SID49 ^[3]	T _{SLEEP}	Wakeup from Sleep mode	_	0	_	us	
SID50 ^[3]	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	_	35	1	μδ	

Note
2. Guaranteed by characterization.



Analog Peripherals

Table 9. CTBm Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
	I _{DD}	Opamp block current, External load					
SID269	I _{DD_HI}	power=hi	-	1100	1850		-
SID270	I _{DD_MED}	power=med	-	550	950	μA	_
SID271	I _{DD_LOW}	power=lo	1	150	350		_
	G _{BW}	Load = 20 pF, 0.1 mA V _{DDA} = 2.7 V					
SID272	G _{BW_HI}	power=hi	6	_	_		Input and output are 0.2 V to V _{DDA} -0.2 V
SID273	G _{BW_MED}	power=med	3	-	_	MHz	Input and output are 0.2 V to V _{DDA} -0.2 V
SID274	G _{BW_LO}	power=lo	-	1	_		Input and output are 0.2 V to V _{DDA} -0.2 V
	I _{OUT_MAX}	V _{DDA} = 2.7 V, 500 mV from rail		, ,			
SID275	I _{OUT_MAX_HI}	power=hi	10	-	_		Output is 0.5 V V _{DDA} -0.5 V
SID276	I _{OUT_MAX_MID}	power=mid	10	-	_	mA	Output is 0.5 V V _{DDA} -0.5 V
SID277	I _{OUT_MAX_LO}	power=lo	-	5	_		Output is 0.5 V V _{DDA} -0.5 V
	I _{OUT}	V_{DDA} = 1.71 V, 500 mV from rail					
SID278	I _{OUT_MAX_HI}	power=hi	4	-	-		Output is 0.5 V V _{DDA} -0.5 V
SID279	I _{OUT_MAX_MID}	power=mid	4	_	-	mA	Output is 0.5 V V _{DDA} -0.5 V
SID280	I _{OUT_MAX_LO}	power=lo	ı	2	_		Output is 0.5 V V _{DDA} -0.5 V
	I _{DD_Int}	Opamp block current Internal Load					
SID269_I	I _{DD_HI_Int}	power=hi	ı	1500	1700		_
SID270_I	I _{DD_MED_Int}	power=med	_	700	900	μA	_
CIDO74	I _{DD_LOW_Int}	power=lo	-	-	_		-
SID271_I	G _{BW}	V _{DDA} = 2.7 V	-	_	-		-
SID272_I	G _{BW_HI_Int}	power=hi	8	-	_	MHz	Output is 0.25 V to V _{DDA} -0.25 V



Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
		General opamp specs for both internal and external modes					
SID281	V _{IN}	Charge-pump on, $V_{DDA} = 2.7 \text{ V}$	-0.05	-	V _{DDA} -0.2	V	_
SID282	V _{CM}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	_	V _{DDA} -0.2		_
	V _{OUT}	V _{DDA} = 2.7 V		l	•		,
SID283	V _{OUT_1}	power=hi, Iload=10 mA	0.5	_	V _{DDA} -0.5		_
SID284	V _{OUT_2}	power=hi, Iload=1 mA	0.2	_	V _{DDA} -0.2	V	_
SID285	V _{OUT_3}	power=med, Iload=1 mA	0.2	_	V _{DDA} -0.2	v	_
SID286	V _{OUT_4}	power=lo, Iload=0.1 mA	0.2	_	V _{DDA} -0.2		_
SID288	V _{OS_TR}	Offset voltage, trimmed	-1.0	±0.5	1.0		High mode, input 0 V to V _{DDA} -0.2 V
SID288A	V _{OS_TR}	Offset voltage, trimmed	_	±1	_	mV	Medium mode, input 0 V to V _{DDA} -0.2 V
SID288B	V _{OS_TR}	Offset voltage, trimmed	-	±2	_		Low mode, input 0 V to V _{DDA} -0.2 V
SID290	V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	μV/C	High mode
SID290A	V _{OS_DR_TR}	Offset voltage drift, trimmed	-	±10	_	μV/C	Medium mode
SID290B	V _{OS_DR_TR}	Offset voltage drift, trimmed	_	±10	_	μν/Ο	Low mode
SID291	CMRR	DC	70	80	_		Input is 0 V to V _{DDA} -0.2 V, Output is 0.2 V to V _{DDA} -0.2 V
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	-	dB	V _{DDD} = 3.6 V, high-power mode, input is 0.2 V to V _{DDA} -0.2 V
	Noise						
SID294	VN2	Input-referred, 1 kHz, power=Hi	_	72	_		3
SID295	VN3	Input-referred, 10 kHz, power=Hi	-	28	_	nV/rtHz	Input and output are at 0.2 V to V _{DDA} -0.2 V
SID296	VN4	Input-referred, 100 kHz, power=Hi	-	15	_		Input and output are at 0.2 V to V _{DDA} -0.2 V
SID297	C _{LOAD}	Stable up to max. load. Performance specs at 50 pF.	-	-	125	pF	-
SID298	SLEW_RATE	Cload = 50 pF, Power = High, V _{DDA} = 2.7 V	6	-	_	V/µs	_



Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	_	_	25	μs	_
SID299A	OL_GAIN	Open Loop Gain	_	90	-	dB	
	COMP_MODE	Comparator mode; 50 mV drive, T _{rise} =T _{fall} (approx.)					
SID300	TPD1	Response time; power=hi	_	150	_		Input is 0.2 V to V _{DDA} -0.2 V
SID301	TPD2	Response time; power=med	-	500	_	ns	Input is 0.2 V to V _{DDA} -0.2 V
SID302	TPD3	Response time; power=lo	_	2500	_		Input is 0.2 V to V _{DDA} -0.2 V
SID303	VHYST_OP	Hysteresis	_	10	_	mV	_
SID304	WUP_CTB	Wake-up time from Enabled to Usable	_	-	25	μs	-
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	I _{DD_HI_M1}	Mode 1, High current	_	1400	_		25 °C
SID_DS_2	I _{DD_MED_M1}	Mode 1, Medium current	_	700	-		25 °C
SID_DS_3	I _{DD_LOW_M1}	Mode 1, Low current	_	200	-		25 °C
SID_DS_4	I _{DD_HI_M2}	Mode 2, High current	-	120	_	μA	25 °C
SID_DS_5	I _{DD_MED_M2}	Mode 2, Medium current	_	60	_		25 °C
SID_DS_6	I _{DD_LOW_M2}	Mode 2, Low current	_	15	_		25 °C

Document Number: 002-00122 Rev. *H Page 19 of 41



Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID84	V _{OFFSET1}	Input offset voltage, Factory trim	_	_	±10		
SID85	V _{OFFSET2}	Input offset voltage, Custom trim	_	_	±4	mV	
SID86	V _{HYST}	Hysteresis when enabled	_	10	35		
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} -0.1		Modes 1 and 2
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	_	V_{DDD}	V	
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} -1.15	·	V _{DDD} ≥ 2.2 V at -40 °C
SID88	C _{MRR}	Common mode rejection ratio	50	_	_	dB	V _{DDD} ≥ 2.7V
SID88A	C _{MRR}	Common mode rejection ratio	42	_	-	uБ	V _{DDD} ≤ 2.7V
SID89	I _{CMP1}	Block current, normal mode	_	_	400		
SID248	I _{CMP2}	Block current, low power mode	_	_	100	μA	
SID259	I _{CMP3}	Block current in ultra low-power mode	-	-	6	, h.,	V _{DDD} ≥ 2.2 V at –40 °C
SID90	Z _{CMP}	DC Input impedance of comparator	35	_	_	ΜΩ	

Table 11. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	-	38	110		
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	-	70	200	ns	
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	-	2.3	15	μs	V _{DDD} ≥ 2.2 V at -40 °C

Table 12. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	- 5	±1	5	°C	–40 to +85 °C

Table 13. SAR Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions		
SAR ADC	AR ADC DC Specifications								
SID94	A_RES	Resolution	-	_	12	bits			
SID95	A_CHNLS_S	Number of channels - single ended	-	_	16				
SID96	A-CHNKS_D	Number of channels - differential	-	-	4		Diff inputs use neighboring I/O		
SID97	A-MONO	Monotonicity	-	-	_		Yes.		
SID98	A_GAINERR	Gain error	-	_	±0.1	%	With external reference.		

Document Number: 002-00122 Rev. *H Page 21 of 41



Table 13. SAR Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID99	A_OFFSET	Input offset voltage	-	-	2	mV	Measured with 1-V reference
SID100	A_ISAR	Current consumption	_	_	1	mA	
SID101	A_VINS	Input voltage range - single ended	V_{SS}	_	V_{DDA}	V	
SID102	A_VIND	Input voltage range - differential[V_{SS}	-	V_{DDA}	V	
SID103	A_INRES	Input resistance	-	-	2.2	ΚΩ	
SID104	A_INCAP	Input capacitance	_	_	10	pF	
SID260	VREFSAR	Trimmed internal reference to SAR	_	_	TBD	V	
SAR ADC	AC Specificati	ons					
SID106	A_PSRR	Power supply rejection ratio	70	-	_	dB	
SID107	A_CMRR	Common mode rejection ratio	66	-	_	dB	Measured at 1 V
SID108	A_SAMP	Sample rate	_	-	1	Msps	
SID109	A_SNR	Signal-to-noise and distortion ratio (SINAD)	65	-	_	dB	F _{IN} = 10 kHz
SID110	A_BW	Input bandwidth without aliasing	_	-	A_samp/2	kHz	
SID111	A_INL	Integral non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	-1.7	_	2	LSB	$V_{REF} = 1 \text{ to } V_{DD}$
SID111A	A_INL	Integral non linearity. V_{DDD} = 1.71 to 3.6, 1 Msps	-1.5	-	1.7	LSB	V _{REF} = 1.71 to V _{DD}
SID111B	A_INL	Integral non linearity. V _{DD} = 1.71 to 5.5, 500 ksps	-1.5	-	1.7	LSB	$V_{REF} = 1 \text{ to } V_{DD}$
SID112	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	– 1	-	2.2	LSB	V_{REF} = 1 to V_{DD}
SID112A	A_DNL	Differential non linearity. V _{DD} = 1.71 to 3.6, 1 Msps	– 1	-	2	LSB	V _{REF} = 1.71 to V _{DD}
SID112B	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 500 ksps	– 1	-	2.2	LSB	$V_{REF} = 1 \text{ to } V_{DD}$
SID113	A_THD	Total harmonic distortion	_	_	-65	dB	Fin = 10 kHz
SID261	FSARINTRE F	SAR operating speed without external ref. bypass	_	-	100	ksps	12-bit resolution



Table 14. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	-	82	μA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	-	660	μA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	-	-	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	-	_	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	_	-	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	_	-	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	_	-	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap.

Table 15. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SIDA94	A_RES	Resolution	-	_	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	_	-	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	_	_	_	Yes	
SIDA98	A_GAINERR	Gain error	-	_	±2	%	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	-	-	3	mV	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA100	A_ISAR	Current consumption	_	_	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	V_{SSA}	_	V_{DDA}	V	
SIDA103	A_INRES	Input resistance	_	2.2	_	ΚΩ	
SIDA104	A_INCAP	Input capacitance	_	20	_	pF	
SIDA106	A_PSRR	Power supply rejection ratio	-	60	_	dB	In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	_	1	-	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	ı	-	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.

Document Number: 002-00122 Rev. *H Page 24 of 41



Table 21. UART DC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	-	-	55	μΑ	_
SID161	I _{UART2}	Block current consumption at 1000 Kbps	_	_	312	μA	-

Table 22. UART AC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	_	1	1	Mbps	-

Table 23. LCD Direct Drive DC Specifications $^{[9]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low power mode	-	5	_	μA	16 × 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	_
SID156	LCD _{OFFSET}	Long-term segment offset	_	20	-	mV	_
SID157	I _{LCDOP1}	LCD system operating current Vbias = 5 V	_	2	_	mA	32 × 4 segments. 50 Hz. 25 °C
SID158	I _{LCDOP2}	LCD system operating current Vbias = 3.3 V		2	1	ША	32 × 4 segments. 50 Hz. 25 °C

Table 24. LCD Direct Drive AC Specifications $^{[9]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	_

^{9.} Guaranteed by characterization.



Memory

Table 25. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V_{PE}	Erase and program voltage	1.71	1	5.5	V	_

Table 26. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[10]	Row (block) write time (erase and program)	-	-	20		Row (block) = 128 bytes
SID175	T _{ROWERASE} ^[10]	Row erase time	-	_	16	ms	-
SID176	T _{ROWPROGRAM} ^[10]	Row program time after erase	-	_	4		-
SID178	T _{BULKERASE} ^[10]	Bulk erase time (64 KB)	-	_	35		-
SID180 ^[11]	T _{DEVPROG} ^[10]	Total device program time	_	_	7	Seconds	-
SID181 ^[11]	F _{END}	Flash endurance	100 K	_	_	Cycles	-
SID182 ^[11]	F _{RET}	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	-	Years	-
SID182A ^[11]	_	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	-	_	Tears	-
SID256	TWS48	Number of Wait states at 48 MHz	2	-	_		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

System Resources

Power-on Reset (POR)

Table 27. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	1	67	V/ms	At power-up
SID185 ^[11]	V _{RISEIPOR}	Rising trip voltage	0.80	1	1.5	V	_
SID186 ^[11]	V _{FALLIPOR}	Falling trip voltage	0.70	-	1.4		_

Table 28. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 ^[11]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	1	1.62	V	-
SID192 ^[11]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	-	1.5		_

Document Number: 002-00122 Rev. *H Page 28 of 41

Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



Table 34. Watch Crystal Oscillator (WCO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	-	32.768	_	kHz	
SID399	FTOL	Frequency tolerance	-	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	-	50	_	kΩ	
SID401	PD	Drive Level	-	_	1	μW	
SID402	TSTART	Startup time	-	_	500	ms	
SID403	CL	Crystal Load Capacitance	6	_	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	-	1.35	_	pF	
SID405	IWCO1	Operating Current (high power mode)	_	_	8	uA	
SID406	IWCO2	Operating Current (low power mode)	-	_	1	uA	

Table 35. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	•	External clock input frequency	0	_	48	MHz	_
SID306 ^[13]	ExtClkDuty	Duty cycle; measured at V _{DD/2}	45	_	55	%	-

Table 36. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 ^[13]	T _{CLKSWITCH}	System clock source switching time	3	1	4	Periods	_

Table 37. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in bypass mode	-	-	1.6	ns	

Note 13. Guaranteed by characterization.




Ordering Information

The marketing part numbers for the PSoC 4100S family are listed in the following table.

								Featur	es							Р	ackag	е	
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	35-WLCSP (0.35mm pitch)	32-QFN	40-QFN	48-TQFP	44-TQFP
	CY8C4124FNI-S403	24	16	4	2	0	1	0		2	5	2	8	31	Χ				
	CY8C4124FNI-S413	24	16	4	2	1	1	0		2	5	2	16	31	Х				
	CY8C4124LQI-S412	24	16	4	2	1	1	0		2	5	2	16	27		Х			
	CY8C4124LQI-S413	24	16	4	2	1	1	0		2	5	2	16	34			Х		
4124	CY8C4124AZI-S413	24	16	4	2	1	1	0		2	5	2	16	36				Х	
	CY8C4124FNI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4124LQI-S432	24	16	4	2	1	1	1	806 ksps	2	5	2	16	27		Х			
	CY8C4124LQI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4124AZI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125FNI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4125LQI-S422	24	32	4	2	0	1	1	806 ksps	2	5	2	16	27		Х			
	CY8C4125LQI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4125AZI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125AXI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36					Х
	CY8C4125FNI-S413	24	32	4	2	1	1	0		2	5	2	16	31	Х				
	CY8C4125LQI-S412	24	32	4	2	1	1	0		2	5	2	16	27		Х			
4125	CY8C4125LQI-S413	24	32	4	2	1	1	0		2	5	2	16	34			Х		
	CY8C4125AZI-S413	24	32	4	2	1	1	0		2	5	2	16	36				Х	
	CY8C4125FNI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4125LQI-S432	24	32	4	2	1	1	1	806 ksps	2	5	2	16	27		Х			
	CY8C4125LQI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4125AZI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125AXI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36					Х
	CY8C4126AZI-S423	24	64	8	2	0	1	1	806 ksps	2	5	3	16	36				Х	
	CY8C4126AXI-S423	24	64	8	2	0	1	1	806 ksps	2	5	3	16	36					Х
4126	CY8C4126AZI-S433	24	64	8	2	1	1	1	806 ksps	2	5	3	16	36				Х	
	CY8C4126AXI-S433	24	64	8	2	1	1	1	806 ksps	2	5	3	16	36					Х
	CY8C4145AZI-S423	48	32	4	2	0	1	1	1 Msps	2	5	2	16	36				Х	
4145	CY8C4145AXI-S423	48	32	4	2	0	1	1	1 Msps	2	5	2	16	36					Х
	CY8C4145AXI-S433	48	32	4	2	1	1	1	1 Msps	2	5	2	16	36					Х
	CY8C4146FNI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	31	Х		1		
	CY8C4146LQI-S422	48	64	8	2	0	1	1	1 Msps	2	5	3	16	27		Х	1		
	CY8C4146LQI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	34			Х		
	CY8C4146AZI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36				Х	
44.40	CY8C4146AXI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36			1		Х
4146	CY8C4146FNI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	31	Х		1		
	CY8C4146LQI-S432	48	64	8	2	1	1	1	1 Msps	2	5	3	16	27		Х			
	CY8C4146LQI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	34			Х		
	CY8C4146AZI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36				Х	
	CY8C4146AXI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36			1		Х



Figure 10. 35-Ball WLCSP Package Outline



ALL DIMENSIONS ARE IN MM JEDEC Publication 95; Design Guide 4.18 002-09958 *C



Acronyms

Table 42. Acronyms Used in this Document

Table 42. Aci	onyms Used in this Document
Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 42. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NIV/I	nonvolatile latch, see also WOL
NVL	· ·
opamp	operational amplifier

Document Number: 002-00122 Rev. *H Page 37 of 41



Table 42. Acronyms Used in this Document (continued)

Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

Table 42. Acronyms Used in this Document (continued)

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Number: 002-00122 Rev. *H Page 38 of 41



Revision History

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added $V_{DDD} \ge 2.2V$ at -40 °C under Conditions for specs SID247A, SID90, SID92. Updated Table 15. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5060691	WKA	12/22/2015	Updated SCBs from 2 to 3. Updated SRAM size to 8 KB. Changed WLCSP package to 35-ball WLCSP. Updated Pin List and Alternate Pin Functions. Updated Ordering Information.
*D	5139206	WKA	02/16/2016	Added Errata. Added 35 WLCSP package details. Updated theta J_A and J_C values for all packages. Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated values for SID79, BID194. SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5330930	WKA	07/27/2016	Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications. Removed errata.
*G	5473409	WKA	10/13/2016	Added 44 TQFP pin and package details.
*H	5561833	WKA	01/09/2017	Updated Figure 3. Changed PRGIO references to Smart I/O. Updated DC Specifications. Updated Ordering Information.

Document Number: 002-00122 Rev. *H Page 40 of 41



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Touch Sensing

USB Controllers

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

Document Number: 002-00122 Rev. *H Revised January 9, 2017 Page 41 of 41