
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	35-XFBGA, WLCSP
Supplier Device Package	35-WLCSP (2.11x2.6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4146fni-s443t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1. Block Diagram



PSoC 4100S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100S allows the customer to make.



Reset

The PSoC 4100S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Analog Blocks

12-bit SAR ADC


The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

Figure 3. SAR ADC



Two Opamps (Continuous-Time Block; CTB)

The PSoC 4100S has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

Low-power Comparators (LPC)

The PSoC 4100S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

Current DACs

The PSoC 4100S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4100S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Programmable Digital Blocks

The Programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4100S.

Serial Communication Block (SCB)

The PSoC 4100S has three serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also



supports EZI2C that creates a mailbox address range in the memory of the PSoC 4100S and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I²C peripheral is compatible with the I²C Standard-mode and Fast-mode devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4100S is not completely compliant with the I²C spec in the following respect:

GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

GPIO

The PSoC 4100S has up to 36 GPIOs. The GPIO block implements the following:

- Eight drive modes:
 - Analog input mode (input and output buffers disabled)
 - □ Input only
 - Weak pull-up with strong pull-down
 - □ Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - □ Open drain with strong pull-up
 - □ Strong pull-up with strong pull-down
- Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4100S).

Special Function Peripherals

CapSense

CapSense is supported in the PSoC 4100S through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise.

LCD Segment Drive

The PSoC 4100S has an LCD controller, which can drive up to 4 commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).



Pinouts

The following table provides the pin list for PSoC 4100S for the 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 32-pin QFN, and 35-ball CSP packages. All port pins support GPIO.

Table 1. Pin List

48-	TQFP	44-	TQFP	40	-QFN	32	-QFN	35	-CSP
Pin	Name								
28	P0.0	24	P0.0	22	P0.0	17	P0.0	C3	P0.0
29	P0.1	25	P0.1	23	P0.1	18	P0.1	A5	P0.1
30	P0.2	26	P0.2	24	P0.2	19	P0.2	A4	P0.2
31	P0.3	27	P0.3	25	P0.3	20	P0.3	A3	P0.3
32	P0.4	28	P0.4	26	P0.4	21	P0.4	B3	P0.4
33	P0.5	29	P0.5	27	P0.5	22	P0.5	A6	P0.5
34	P0.6	30	P0.6	28	P0.6	23	P0.6	B4	P0.6
35	P0.7	31	P0.7	29	P0.7			B5	P0.7
36	XRES	32	XRES	30	XRES	24	XRES	B6	XRES
37	VCCD	33	VCCD	31	VCCD	25	VCCD	A7	VCCD
38	VSSD			DN	VSSD	26	VSSD	B7	VSS
39	VDDD	34	VDDD	32	VDDD			C7	VDD
40	VDDA	35	VDDA	33	VDDA	27	VDD	C7	VDD
41	VSSA	36	VSSA	34	VSSA	28	VSSA	B7	VSS
42	P1.0	37	P1.0	35	P1.0	29	P1.0	C4	P1.0
43	P1.1	38	P1.1	36	P1.1	30	P1.1	C5	P1.1
44	P1.2	39	P1.2	37	P1.2	31	P1.2	C6	P1.2
45	P1.3	40	P1.3	38	P1.3	32	P1.3	D7	P1.3
46	P1.4	41	P1.4	39	P1.4			D4	P1.4
47	P1.5	42	P1.5					D5	P1.5
48	P1.6	43	P1.6					D6	P1.6
1	P1.7/VREF	44	P1.7/VREF	40	P1.7/VREF	1	P1.7/VREF	E7	P1.7/VREF
		1	VSSD						
2	P2.0	2	P2.0	1	P2.0	2	P2.0		
3	P2.1	3	P2.1	2	P2.1	3	P2.1		
4	P2.2	4	P2.2	3	P2.2	4	P2.2	D3	P2.2
5	P2.3	5	P2.3	4	P2.3	5	P2.3	E4	P2.3
6	P2.4	6	P2.4	5	P2.4			E5	P2.4
7	P2.5	7	P2.5	6	P2.5	6	P2.5	E6	P2.5
8	P2.6	8	P2.6	7	P2.6	7	P2.6	E3	P2.6
9	P2.7	9	P2.7	8	P2.7	8	P2.7	E2	P2.7
10	VSSD	10	VSSD	9	VSSD				
12	P3.0	11	P3.0	10	P3.0	9	P3.0	E1	P3.0
13	P3.1	12	P3.1	11	P3.1	10	P3.1	D2	P3.1
14	P3.2	13	P3.2	12	P3.2	11	P3.2	D1	P3.2
16	P3.3	14	P3.3	13	P3.3	12	P3.3	C1	P3.3
17	P3.4	15	P3.4	14	P3.4			C2	P3.4
18	P3.5	16	P3.5	15	P3.5				

PSoC[®] 4: PSoC 4100S Family Datasheet




Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P2.4	sarmux[4]	prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux[5]	prgio[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux[6]	prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7	sarmux[7]	prgio[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	scb[2].spi_mosi
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prgio[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		prgio[1].io[6]	tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		prgio[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso
P4.0	csd.vref_ext			scb[0].uart_rx:0		scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0		scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0



Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 4. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is $1.8 \text{ V} \pm 5\%$ (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4100S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4100S supplies the internal logic and its output is connected to the V_{CCD} pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply

In this mode, the PSoC 4100S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 5. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example






Table 6. GPIO AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID73	T _{FALLS}	Fall time in slow strong mode	10	_	60	_	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO F _{OUT} ; 3.3 V \leq V _{DDD} \leq 5.5 V Fast strong mode	_	-	33		90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO F _{OUT} ; 1.71 V≤ V _{DDD} ≤ 3.3 V Fast strong mode	_	-	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F _{OUT} ; 3.3 V \leq V _{DDD} \leq 5.5 V Slow strong mode	_	_	7		90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO F_{OUT} ; 1.71 V \leq V _{DDD} \leq 3.3 V Slow strong mode.	_	-	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V	_	-	48		90/10% V _{IO}

XRES

Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	-	-	$0.3 \times V_{DDD}$	v	
SID79	R _{PULLUP}	Pull-up resistor	-	60	-	kΩ	-
SID80	C _{IN}	Input capacitance	-	-	7	pF	-
SID81 ^[5]	V _{HYSXRES}	Input voltage hysteresis	-	100	-	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5 V
SID82	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	_	100	μA	

Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 ^[5]	T _{RESETWIDTH}	Reset pulse width	1	-	-	μs	-
BID194 ^[5]	T _{RESETWAKE}	Wake-up time from reset release	-	-	2.7	ms	-



Analog Peripherals

Table 9. CTBm Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
	I _{DD}	Opamp block current, External load					
SID269	I _{DD_HI}	power=hi	-	1100	1850		-
SID270	I _{DD_MED}	power=med	-	550	950	- μΑ	_
SID271	I _{DD_LOW}	power=lo	_	150	350	-	_
	G _{BW}	Load = 20 pF, 0.1 mA V _{DDA} = 2.7 V					
SID272	G _{BW_HI}	power=hi	6	_	_		Input and output are 0.2 V to V_{DDA} -0.2 V
SID273	G _{BW_MED}	power=med	3	-	-	MHz	Input and output are 0.2 V to V _{DDA} -0.2 V
SID274	G _{BW_LO}	power=lo	_	1	_		Input and output are 0.2 V to V _{DDA} -0.2 V
	I _{OUT_MAX}	V_{DDA} = 2.7 V, 500 mV from rail					
SID275	I _{OUT_MAX_HI}	power=hi	10	-	-		Output is 0.5 V V _{DDA} -0.5 V
SID276	I _{OUT_MAX_MID}	power=mid	10	-	-	mA	Output is 0.5 V V _{DDA} -0.5 V
SID277	I _{OUT_MAX_LO}	power=lo	-	5	_		Output is 0.5 V V _{DDA} -0.5 V
	I _{OUT}	V _{DDA} = 1.71 V, 500 mV from rail					
SID278	I _{OUT_MAX_HI}	power=hi	4	-	_		Output is 0.5 V V _{DDA} -0.5 V
SID279	IOUT_MAX_MID	power=mid	4	-	_	mA	Output is 0.5 V V _{DDA} -0.5 V
SID280	IOUT_MAX_LO	power=lo	-	2	_		Output is 0.5 V V _{DDA} -0.5 V
	I _{DD_Int}	Opamp block current Internal Load					
SID269_I	I _{DD_HI_Int}	power=hi	-	1500	1700		-
SID270_I	I _{DD_MED_Int}	power=med	_	700	900	μA	-
	I _{DD_LOW_Int}	power=lo	_	-	_		_
SID271_I	G _{BW}	V _{DDA} = 2.7 V	_	-	_		_
SID272_I	G _{BW_HI_Int}	power=hi	8	-	_	MHz	Output is 0.25 V to V _{DDA} -0.25 V



Table 9. CTBm Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
		General opamp specs for both internal and external modes		1		1		
SID281	V _{IN}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	_	V _{DDA} -0.2	v	-	
SID282	V _{CM}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	_	V _{DDA} -0.2		_	
	V _{OUT}	V _{DDA} = 2.7 V			1	1		
SID283	V _{OUT_1}	power=hi, lload=10 mA	0.5	_	V _{DDA} -0.5		_	
SID284	V _{OUT_2}	power=hi, lload=1 mA	0.2	-	V _{DDA} -0.2	v	_	
SID285	V _{OUT_3}	power=med, lload=1 mA	0.2	_	V _{DDA} -0.2	v	_	
SID286	V _{OUT_4}	power=lo, lload=0.1 mA	0.2	_	V _{DDA} -0.2		_	
SID288	V _{OS_TR}	Offset voltage, trimmed	-1.0	±0.5	1.0		High mode, input 0 V to V _{DDA} -0.2 V	
SID288A	V _{OS_TR}	Offset voltage, trimmed	_	±1	-	mV	Medium mode, input 0 V to V _{DDA} -0.2 V	
SID288B	V _{OS_TR}	Offset voltage, trimmed	-	±2	-		Low mode, input 0 V to V _{DDA} -0.2 V	
SID290	V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	μV/C	High mode	
SID290A	V _{OS_DR_TR}	Offset voltage drift, trimmed	_	±10	-		Medium mode	
SID290B	V _{OS_DR_TR}	Offset voltage drift, trimmed	_	±10	_	μV/C	Low mode	
SID291	CMRR	DC	70	80	_		Input is 0 V to V _{DDA} -0.2 V, Output is 0.2 V to V _{DDA} -0.2 V	
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	_	dB	V_{DDD} = 3.6 V, high-power mode, input is 0.2 V to V_{DDA} -0.2 V	
	Noise							
SID294	VN2	Input-referred, 1 kHz, power=Hi	_	72	_		3	
SID295	VN3	Input-referred, 10 kHz, power=Hi	_	28	_	nV/rtHz	Input and output are at 0.2 V to V _{DDA} -0.2 V	
SID296	VN4	Input-referred, 100 kHz, power=Hi	_	15	_		Input and output are at 0.2 V to V _{DDA} -0.2 V	
SID297	C _{LOAD}	Stable up to max. load. Performance specs at 50 pF.	-	_	125	pF	-	
SID298	SLEW_RATE	Cload = 50 pF, Power = High, V_{DDA} = 2.7 V	6	_	-	V/µs	_	



Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID84	V _{OFFSET1}	Input offset voltage, Factory trim	-	_	±10		
SID85	V _{OFFSET2}	Input offset voltage, Custom trim	-	_	±4	mV	
SID86	V _{HYST}	Hysteresis when enabled	-	10	35		
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	-	V _{DDD} -0.1		Modes 1 and 2
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	-	V _{DDD}	V	
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} -1.15	-	V _{DDD} ≥ 2.2 V at _40 °C
SID88	C _{MRR}	Common mode rejection ratio	50	_	_	dB	V _{DDD} ≥ 2.7V
SID88A	C _{MRR}	Common mode rejection ratio	42	_	_	uБ	$V_{DDD} \le 2.7V$
SID89	I _{CMP1}	Block current, normal mode	-	_	400		
SID248	I _{CMP2}	Block current, low power mode	-	_	100	μA	
SID259	I _{CMP3}	Block current in ultra low-power mode	_	-	6	. т.	V _{DDD} ≥ 2.2 V at _40 °C
SID90	Z _{CMP}	DC Input impedance of comparator	35	-	-	MΩ	

Table 11. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	-	38	110		
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	-	70	200	ns	
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	_	2.3	15	μs	V _{DDD} ≥ 2.2 V at _40 °C

Table 12. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

Table 13. SAR Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions			
SAR ADC	SAR ADC DC Specifications									
SID94	A_RES	Resolution	-	-	12	bits				
SID95	A_CHNLS_S	Number of channels - single ended	-	-	16					
SID96	A-CHNKS_D	Number of channels - differential	-	-	4		Diff inputs use neighboring I/O			
SID97	A-MONO	Monotonicity	-	-	-		Yes.			
SID98	A_GAINERR	Gain error	Ι	-	±0.1	%	With external reference.			



Table 15.	10-bit Caps	Sense ADC S	pecifications	(continued)
	i o bit oupt		poontoutiono	(oonanaoa)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	-	61	_		With 10-Hz input sine wave, external 2.4-V reference, V _{REF} (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	-	-	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	_	_	2	LSB	V _{REF} = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	_	-	1	LSB	

Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 16. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	-	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	-	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	_	-	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/Fc	-	-		For all trigger events ^[7]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/Fc	-	_		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	-	_		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs

ľC

Table 17. Fixed I²C DC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	50		_
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	135	μA	_
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	-	310		_
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	-	-	1.4		

Table 18. Fixed I²C AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	_	_	1	Msps	_

Notes

7. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

Note

8. Guaranteed by characterization.



Table 19. SPI DC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	-	-	360		_
SID164	ISPI2	Block current consumption at 4 Mbps	-	-	560	μA	-
SID165	ISPI3	Block current consumption at 8 Mbps	-	-	600		-

Table 20. SPI AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions			
SID166	FSPI	SPI Operating frequency (Master; 6X Oversampling)	-	-	8	MHz	SID166			
Fixed SPI	Fixed SPI Master Mode AC Specifications									
SID167	TDMO	MOSI Valid after SClock driving edge	-	-	15		-			
SID168	TDSI	MISO Valid before SClock capturing edge	20	-	-	ns	Full clock, late MISO sampling			
SID169	тнмо	Previous MOSI data hold time	0	-	-		Referred to Slave capturing edge			
Fixed SPI	Slave Mode AC	Specifications								
SID170	TDMI	MOSI Valid before Sclock Capturing edge	40	-	-		_			
SID171	TDSO	MISO Valid after Sclock driving edge	_	-	42 + 3*Tcpu	ns	T _{CPU} = 1/F _{CPU}			
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	-	-	48		_			
SID172	THSO	Previous MISO data hold time	0	-	-		-			
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	_	-	100	ns	-			



Table 21. UART DC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	Ι	-	55	μA	-
SID161	I _{UART2}	Block current consumption at 1000 Kbps	_	_	312	μA	_

Table 22. UART AC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	_		1	Mbps	_

Table 23. LCD Direct Drive DC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	ILCDLOW	Operating current in low power mode	-	5	-	μA	16 \times 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	-
SID156	LCD _{OFFSET}	Long-term segment offset	-	20	-	mV	-
SID157	I _{LCDOP1}	LCD system operating current Vbias = 5 V	-	2	-	mA	32×4 segments. 50 Hz. 25 °C
SID158	I _{LCDOP2}	LCD system operating current Vbias = 3.3 V	_	2	_	ШA	32×4 segments. 50 Hz. 25 °C

Table 24. LCD Direct Drive AC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	_



Memory

Table 25. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V _{PE}	Erase and program voltage	1.71	-	5.5	V	-

Table 26. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[10]	Row (block) write time (erase and program)	-	-	20		Row (block) = 128 bytes
SID175		Row erase time	-	_	16	ms	-
SID176	T _{ROWPROGRAM} ^[10]	Row program time after erase	-	_	4		-
SID178	T _{BULKERASE} ^[10]	Bulk erase time (64 KB)	-	_	35		-
SID180 ^[11]	T _{DEVPROG} ^[10]	Total device program time	-	-	7	Seconds	-
SID181 ^[11]	F _{END}	Flash endurance	100 K	-	-	Cycles	-
SID182 ^[11]		Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	_	-	Years	-
SID182A ^[11]	-	Flash retention. $T_A \le 85 \text{ °C}$, 10 K P/E cycles	10	_	-	Tears	_
SID256	TWS48	Number of Wait states at 48 MHz	2	_	-		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

System Resources

Power-on Reset (POR)

Table 27. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Min Typ		Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	-	67	V/ms	At power-up
SID185 ^[11]	V _{RISEIPOR}	Rising trip voltage	0.80	-	1.5	V	-
SID186 ^[11]	V _{FALLIPOR}	Falling trip voltage	0.70	-	1.4		-

Table 28. Brown-out Detect (BOD) for V_{CCD}

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	_	1.62	V	_
SID192 ^[11]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	_	1.5		_

Notes
10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



SWD Interface

Table 29. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \le V_{DD} \le 5.5~V$	-	Ι	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71~V \leq V_{DD} \leq 3.3~V$	-	-	7		SWDCLK ≤ 1/3 CPU clock frequency
SID215 ^[12]	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	-		-
SID216 ^[12]	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	-	20	-
SID217 ^[12]	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5*T	ns	-
SID217A ^[12]	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_		_

Internal Main Oscillator

Table 30. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	-	-	250	μA	-
SID219	I _{IMO2}	IMO operating current at 24 MHz		-	180	μA	_

Table 31. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation at 24, 32, and 48 MHz (trimmed)	_	-	±2	%	
SID226	T _{STARTIMO}	IMO startup time	-	-	7	μs	-
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	_	145	-	ps	-

Internal Low-Speed Oscillator

Table 32. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231 ^[12]	I _{ILO1}	ILO operating current	_	0.3	1.05	μA	_

Table 33. ILO AC Specifications

Spec ID	Parameter	Description	Min Typ		Max	Units	Details/Conditions
SID234 ^[12]	T _{STARTILO1}	ILO startup time	-	-	2	ms	-
SID236 ^[12]	T _{ILODUTY}	ILO duty cycle	40	50	60	%	-
SID237	F _{ILOTRIM1}	ILO frequency range	20	40	80	kHz	_



Ordering Information


The marketing part numbers for the PSoC 4100S family are listed in the following table.

								Featur	es							Р	ackag	e	
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	35-WLCSP (0.35mm pitch)	32-QFN	40-QFN	48-TQFP	44-TQFP
	CY8C4124FNI-S403	24	16	4	2	0	1	0		2	5	2	8	31	Х				
	CY8C4124FNI-S413	24	16	4	2	1	1	0		2	5	2	16	31	Х				
	CY8C4124LQI-S412	24	16	4	2	1	1	0		2	5	2	16	27		Х			
	CY8C4124LQI-S413	24	16	4	2	1	1	0		2	5	2	16	34			Х		
4124	CY8C4124AZI-S413	24	16	4	2	1	1	0		2	5	2	16	36				Х	
	CY8C4124FNI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4124LQI-S432	24	16	4	2	1	1	1	806 ksps	2	5	2	16	27		Х			
	CY8C4124LQI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4124AZI-S433	24	16	4	2	1	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125FNI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4125LQI-S422	24	32	4	2	0	1	1	806 ksps	2	5	2	16	27		Х			
	CY8C4125LQI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4125AZI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125AXI-S423	24	32	4	2	0	1	1	806 ksps	2	5	2	16	36					Х
	CY8C4125FNI-S413	24	32	4	2	1	1	0		2	5	2	16	31	Х				
4125	CY8C4125LQI-S412	24	32	4	2	1	1	0		2	5	2	16	27		Х			
_	CY8C4125LQI-S413	24	32	4	2	1	1	0		2	5	2	16	34			Х		
	CY8C4125AZI-S413	24	32	4	2	1	1	0		2	5	2	16	36				Х	
	CY8C4125FNI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	31	Х				
	CY8C4125LQI-S432	24	32	4	2	1	1	1	806 ksps	2	5	2	16	27	-	Х		-	
	CY8C4125LQI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	34			Х		
	CY8C4125AZI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36				Х	
	CY8C4125AXI-S433	24	32	4	2	1	1	1	806 ksps	2	5	2	16	36				X	Х
	CY8C4126AZI-S423	24	64	8	2	0	1	1	806 ksps	2	5	3	16	36				Х	V
4126	CY8C4126AXI-S423 CY8C4126AZI-S433	24 24	64 64	8 8	2	0	1	1 1	806 ksps 806 ksps	2	5 5	3	16 16	36 36				х	Х
	CY8C4126AZI-S433 CY8C4126AXI-S433	24 24	64 64	8	2	1	1	1	806 ksps 806 ksps	2	5 5	3	16	36 36				~	х
	CY8C4126AXI-S433	24 48	64 32	。 4	2	0	1	1	1 Msps	2	5 5	2	16	36				х	^
4145	CY8C4145AXI-S423	40	32	4	2	0	1	1	1 Msps	2	5	2	16	36				^	х
	CY8C4145AXI-S423	48	32	4	2	1	1	1	1 Msps	2	5	2	16	36					X
	CY8C4146FNI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	31	х				^
	CY8C4146LQI-S422	48	64	8	2	0	1	1	1 Msps	2	5	3	16	27	~	х			
	CY8C4146LQI-S422	40	64	8	2	0	1	1	1 Msps	2	5	3	16	34		^	х		
	CY8C4146AZI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36			~	х	
	CY8C4146AXI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36					х
4146	CY8C4146FNI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	31	х				
	CY8C4146LQI-S432	48	64	8	2	1	1	1	1 Msps	2	5	3	16	27	-	Х			
	CY8C4146LQI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	34			х		
	CY8C4146AZI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36				Х	
	CY8C4146AXI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36					х




Package Diagrams











001-80659 *A




Figure 8. 40-pin QFN Package Outline

NOTES:

1. XXX HATCH AREA IS SOLDERABLE EXPOSED PAD

2. REFERENCE JEDEC # MO-248

3. PACKAGE WEIGHT: 68 ±2 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS




Figure 9. 32-pin QFN Package Outline



Acronyms

Table 42. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 42. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD



Revision History

Descriptio Document	n Title: PSo Number: 00	C [®] 4: PSoC 2-00122	4100S Family	Datasheet Programmable System-on-Chip (PSoC)
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added $V_{DDD} \ge 2.2V$ at -40 °C under Conditions for specs SID247A, SID90, SID92. Updated Table 15. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5060691	WKA	12/22/2015	Updated SCBs from 2 to 3. Updated SRAM size to 8 KB. Changed WLCSP package to 35-ball WLCSP. Updated Pin List and Alternate Pin Functions. Updated Ordering Information.
*D	5139206	WKA	02/16/2016	Added Errata. Added 35 WLCSP package details. Updated theta J_A and J_C values for all packages. Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated values for SID79, BID194. SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5330930	WKA	07/27/2016	Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications. Removed errata.
*G	5473409	WKA	10/13/2016	Added 44 TQFP pin and package details.
*H	5561833	WKA	01/09/2017	Updated Figure 3. Changed PRGIO references to Smart I/O. Updated DC Specifications. Updated Ordering Information.