

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c51fb-4b-557 |
|----------------------------|---|
| Supplier Device Package | 44-PQFP (10x10) |
| Package / Case | 44-QFP |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Oscillator Type | Internal |
| Data Converters | - |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| RAM Size | 256 x 8 |
| EEPROM Size | - |
| Program Memory Type | ОТР |
| Program Memory Size | 16KB (16K x 8) |
| Number of I/O | 32 |
| Peripherals | POR, PWM |
| Connectivity | EBI/EMI, UART/USART |
| Speed | 16MHz |
| Core Size | 8-Bit |
| Core Processor | 8051 |
| Product Status | Obsolete |
| Details | |

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz) 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

DESCRIPTION

Three different Single-Chip 8-Bit Microcontroller families are presented in this datasheet:

- 8XC54/8XC58
- 80C51FA/8XC51FA/8XC51FB/8XC51FC
- 80C51RA+/8XC51RA+/8XC51RB+/8XC51RC+/8XC51RD+

For applications requiring 4K ROM/EPROM, see the 8XC51/80C31 8-bit CMOS (low voltage, low power, and high speed) microcontroller families datasheet.

All the families are Single-Chip 8-Bit Microcontrollers manufactured in advanced CMOS process and are derivatives of the 80C51 microcontroller family. All the devices have the same instruction set as the 80C51.

These devices provide architectural enhancements that make them applicable in a variety of applications for general control systems.

| ROM/EPROM Memory Size (X by 8) | RAM Size (X by 8) | Programmable Timer Counter (PCA) | Hardware Watch Dog Timer | | | | | |
|--------------------------------------|----------------------|--|--------------------------------|--|--|--|--|--|
| 80C31/8XC51 | | | | | | | | |
| 0K/4K | 128 | No | No | | | | | |
| 8XC54/58 | | | | | | | | |
| 0K/8K/16K/32K | 256 | No | No | | | | | |
| 80C51FA/8XC51 | FA/FB/FC | | | | | | | |
| 0K/8K/16K/32K | 256 | Yes | No | | | | | |
| 80C51RA+/8XC5 | 1RA+/RB+/RC | + | | | | | | |
| 0K/8K/16K/32K | 512 | Yes | Yes | | | | | |
| 8XC51RD+ | | | | | | | | |
| 64K | 1024 | Yes | Yes | | | | | |


The ROMless devices, 80C51FA, and 80C51RA+ can address up to 64K of external memory. All the devices have four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra memory capability up to 64k bytes, each can be expanded using standard TTL-compatible memories and logic.

Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multiprocessor communications.

FEATURES

- 80C51 Central Processing Unit
- Speed up to 33 MHz
- Full static operation
- Operating voltage range: 2.7 V to 5.5 V @ 16 MHz
- Security bits:
 - ROM 2 bits
 - OTP-EPROM 3 bits
- Encryption array 64 bytes
- RAM expandable to 64K bytes
- 4 level priority interrupt
- 6 or7 interrupt sources, depending on device
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Power control modes
 - Clock can be stopped and resumed
 - Idle mode
 - Power down mode
- Programmable clock out
- Second DPTR register
- Asynchronous port reset
- Low EMI (inhibit ALE)

BLOCK DIAGRAM



8XC51FA/FB/FC AND 80C51FA ORDERING INFORMATION

| | MEMORY SIZE 8K×8 | MEMORY SIZE 16K×8 | MEMORY SIZE 32K × 8 | ROMIess | TEMPERATURE RANGE °C AND PACKAGE | VOLTAGE RANGE | FREQ. (MHz) | DWG. # |
|-----|---------------------|----------------------|---------------------|--------------|--|------------------|----------------|-----------|
| ROM | P83C51FA-4N | P83C51FB-4N | P83C51FC-4N | P80C51FA-4N | 0 to +70, 40-Pin Plastic Dual In-line Pkg. | 0.7)//- 5.5)/ | 0 to 16 | SOT129-1 |
| OTP | P87C51FA-4N | P87C51FB-4N | P87C51FC-4N | POUCSTFA-4N | 0 to +70, 40-Pili Plastic Dual III-lille Pkg. | 2.7V to 5.5V | 0 10 16 | 301129-1 |
| ROM | P83C51FA-4A | P83C51FB-4A | P83C51FC-4A | P80C51FA-4A | 0 to +70, 44-Pin Plastic Leaded Chip Carrier | 2.7V to 5.5V | 0 to 16 | SOT187-2 |
| OTP | P87C51FA-4A | P87C51FB-4A | P87C51FC-4A | F60C51FA=4A | 0 to +70, 44-Fill Flastic Leaded Chip Camer | 2.7 V 10 3.3 V | 0 10 10 | 301107-2 |
| ROM | P83C51FA-4B | P83C51FB-4B | P83C51FC-4B | P80C51FA-4B | 0 to +70, 44-Pin Plastic Quad Flat Pack | 2.7V to 5.5V | 0 to 16 | SOT307-2 |
| OTP | P87C51FA-4B | P87C51FB-4B | P87C51FC-4B | POUCSTFA-4B | 0 to +70, 44-Fill Plastic Quad Flat Fack | 2.7 V 10 5.5 V | 0 10 16 | 301307-2 |
| ROM | P83C51FA-5N | P83C51FB-5N | P83C51FC-5N | P80C51FA-5N | 40 to 195 40 Din Plactic Dual In line Place | 2.7V to 5.5V | 0 to 16 | SOT129-1 |
| OTP | P87C51FA-5N | P87C51FB-5N | P87C51FC-5N | P60C5TFA-5IN | 280C51FA-5N -40 to +85, 40-Pin Plastic Dual In-line Pkg. | | 0 10 16 | 301129-1 |
| ROM | P83C51FA-5A | P83C51FB-5A | P83C51FC-5A | DOOCE1EA EA | P80C51FA-5A -40 to +85, 44-Pin Plastic Leaded Chip Carrier | | 0 to 16 | SOT187-2 |
| OTP | P87C51FA-5A | P87C51FB-5A | P87C51FC-5A | POUCSTFA-SA | -40 to +85, 44-Fiff Flastic Leaded Chip Camer | 2.7V to 5.5V | 0 10 16 | 301107-2 |
| ROM | P83C51FA-5B | P83C51FB-5B | P83C51FC-5B | P80C51FA-5B | -40 to +85, 44-Pin Plastic Quad Flat Pack | 2.7V to 5.5V | 0 to 16 | SOT307-2 |
| OTP | P87C51FA-5B | P87C51FB-5B | P87C51FC-5B | P60C5TFA-5B | P80C5 FA-5B 40 to +85, 44-Pin Plastic Quad Flat Pack | | 0 10 16 | 301307-2 |
| ROM | P83C51FA-IN | P83C51FB-IN | P83C51FC-IN | P80C51FA-IN | 0 to +70, 40-Pin Plastic Dual In-line Pkg. | 5V | 0 to 33 | SOT129-1 |
| OTP | P87C51FA-IN | P87C51FB-IN | P87C51FC-IN | FOOCSTFA-IN | 0 to +70, 40-Fili Flastic Dual III-lille Fkg. | 3 V | 0 10 33 | 301129-1 |
| ROM | P83C51FA-IA | P83C51FB-IA | P83C51FC-IA | P80C51FA-IA | 0 to +70, 44-Pin Plastic Leaded Chip Carrier | 5V | 0 to 33 | SOT187-2 |
| OTP | P87C51FA-IA | P87C51FB-IA | P87C51FC-IA | POUCSTPA-IA | 0 to +70, 44-Fin Plastic Leaded Chip Camer | 50 | 0 10 33 | 301107-2 |
| ROM | P83C51FA-IB | P83C51FB-IB | P83C51FC-IB | P80C51FA-IB | 0 to +70, 44-Pin Plastic Quad Flat Pack | 5V | 0 to 33 | SOT307-2 |
| OTP | P87C51FA-IB | P87C51FB-IB | P87C51FC-IB | P60C51FA-IB | 0 to +70, 44-Pin Plastic Quad Flat Pack | 50 | 0 10 33 | 301307-2 |
| ROM | P83C51FA-JN | P83C51FB-JN | P83C51FC-JN | P80C51FA-JN | -40 to +85, 40-Pin Plastic Dual In-line Pkg. | 5V | 0 to 33 | SOT129-1 |
| OTP | P87C51FA-JN | P87C51FB-JN | P87C51FC-JN | P60C5TFA-JIN | -40 to +65, 40-Pin Plastic Dual in-line Pkg. | 5 V | 0 10 33 | 301129-1 |
| ROM | P83C51FA-JA | P83C51FB-JA | P83C51FC-JA | P80C51FA-JA | -40 to +85, 44-Pin Plastic Leaded Chip Carrier | 5V | 0 to 33 | SOT187-2 |
| OTP | P87C51FA-JA | P87C51FB-JA | P87C51FC-JA | FOUCSTFA-JA | -40 to +65, 44-Pin Plastic Leaded Chip Carrier | οv | 0 10 33 | 301187-2 |
| ROM | P83C51FA-JB | P83C51FB-JB | P83C51FC-JB | P80C51FA-JB | -40 to +85, 44-Pin Plastic Quad Flat Pack | 5V | 0 to 33 | SOT307-2 |
| OTP | P87C51FA-JB | P87C51FB-JB | P87C51FC-JB | FOUCSTFA-JB | -40 to +65, 44-Fill Flastic Quad Flat Pack | 57 | 0 10 33 | 301307-2 |

Note: For Multi Time Programmable devices, See P89C51RX+ Flash datasheet.

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

Philips Semiconductors

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz) 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+




Figure 6. Timer 2 in Baud Rate Generator Mode

Table 5. Timer 2 Generated Commonly Used Baud Rates

| Baud Rate | Oco Eros | Timer 2 | | | | | |
|-----------|----------|---------|--------|--|--|--|--|
| Baud Kate | Osc Freq | RCAP2H | RCAP2L | | | | |
| 375K | 12MHz | FF | FF | | | | |
| 9.6K | 12MHz | FF | D9 | | | | |
| 2.8K | 12MHz | FF | B2 | | | | |
| 2.4K | 12MHz | FF | 64 | | | | |
| 1.2K | 12MHz | FE | C8 | | | | |
| 300 | 12MHz | FB | 1E | | | | |
| 110 | 12MHz | F2 | AF | | | | |
| 300 | 6MHz | FD | 8F | | | | |
| 110 | 6MHz | F9 | 57 | | | | |

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 5) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode,in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation ($C/\overline{T}2^*=0$). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz) 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers*. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0 SADDR = 1100 0000 SADEN = 1111 1101 Given = 1100 00X0 Slave 1 SADDR = 1100 0000 SADEN = 1111 1110 Given = 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

| Slave 0 | SADDR SADEN Given | = = = | <u>1111</u> | 0000 1001 0XX0 |
|---------|-------------------------|-------------|-------------|----------------------|
| Slave 1 | SADDR SADEN Given | = = = | 1111 | 0000 1010 0X0X |
| Slave 2 | SADDR SADEN Given | = = = | 1111 | 0000 1100 00XX |

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0=0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2=0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2=1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)


8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

Reduced EMI Mode

AUXR (8EH)



Dual DPTR

The dual DPTR structure (see Figure 13) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

New Register Name: AUXR1#

• SFR Address: A2H

Reset Value: xxxx00x0B



Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

| Select Reg | DPS |
|------------|-----|
| DPTR0 | 0 |
| DPTR1 | 1 |

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

The GF3 bit is a general purpose user–defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to

be quickly toggled simply by executing an INC DPTR instruction without affecting the GF3 or LPEP bits.




Figure 13.

DPTR Instructions

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

| INC DPTR | Increments the data pointer by 1 |
|-------------------|---|
| MOV DPTR, #data16 | Loads the DPTR with a 16-bit constant |
| MOV A, @ A+DPTR | Move code byte relative to DPTR to ACC |
| MOVX A, @ DPTR | Move external RAM (16-bit address) to ACC |
| MOVX @ DPTR , A | Move ACC to external RAM (16-bit address) |
| JMP @ A + DPTR | Jump indirect relative to DPTR |

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

(8XC51FX and 8XC51RX+ ONLY)




Figure 15. PCA Timer/Counter




Figure 16. PCA Interrupt System

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)

| | | CCAF CCAF CCAF | PM2 0D0 PM3 0D0 | CH OH | | | | | | |
|--------|---------|--|--------------------------------|--------------|-------------|---------------|--------------|-------------|--------------|------------------------|
| | Not Bit | Addressa | ble | | | | | | | |
| | | - | ECOMn | CAPPn | CAPNn | MATn | TOGn | PWMn | ECCFn | |
| | Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 1 |
| Symbol | Funct | ion | | | | | | | | |
| _ | Not in | plemente | d, reserved | for future u | se*. | | | | | |
| ECOMn | Enabl | e Compar | ator. ECOM | n = 1 enabl | es the comp | parator fund | ction. | | | |
| CAPPn | Captu | re Positiv | e, CAPPn = | 1 enables | ositive edg | e capture. | | | | |
| CAPNn | Captu | re Negativ | ve, CAPNn : | = 1 enables | negative e | dge capture |) . | | | |
| MATn | | | IATn = 1, a r set, flagging | | | ter with this | module's c | compare/ca | pture regist | er causes the CCFn bit |
| TOGn | | Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle. | | | | | | | | |
| | Pulse | Width Mo | dulation Mo | de. PWMn | = 1 enables | the CEXn | pin to be us | sed as a pu | se width me | odulated output. |
| PWMn | | Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output. Enable CCF interrupt. Enables compare/capture flag CCFn in the CCON register to generate an interrupt. | | | | | | | | |

Figure 19. CCAPMn: PCA Modules Compare/Capture Registers

| _ | ECOMn | CAPPn | CAPNn | MATn | TOGn | PWMn | ECCFn | MODULE FUNCTION |
|---|-------|-------|-------|------|------|------|-------|---|
| Х | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No operation |
| Х | Х | 1 | 0 | 0 | 0 | 0 | Х | 16-bit capture by a positive-edge trigger on CEXn |
| Х | Х | 0 | 1 | 0 | 0 | 0 | Х | 16-bit capture by a negative trigger on CEXn |
| Х | Х | 1 | 1 | 0 | 0 | 0 | Х | 16-bit capture by a transition on CEXn |
| Х | 1 | 0 | 0 | 1 | 0 | 0 | Х | 16-bit Software Timer |
| Х | 1 | 0 | 0 | 1 | 1 | 0 | Х | 16-bit High Speed Output |
| Х | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 8-bit PWM |
| Х | 1 | 0 | 0 | 1 | Х | 0 | Х | Watchdog Timer |

Figure 20. PCA Module Modes (CCAPMn Register)

PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 21.

16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 22).

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 23).

Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 24 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)




Figure 21. PCA Capture Mode




Figure 22. PCA Compare Mode

80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)

```
INIT_WATCHDOG:
  MOV CCAPM4, #4CH ; Module 4 in compare mode
MOV CCAP4L, #0FFH ; Write to low byte first
  MOV CCAP4H, #0FFH
                        ; Before PCA timer counts up to
                        ; FFFF Hex, these compare values
                        ; must be changed
  ORL CMOD, #40H
                        ; Set the WDTE bit to enable the
                        ; watchdog timer without changing
                        ; the other bits in CMOD
; Main program goes here, but CALL WATCHDOG periodically.
; ***********************
WATCHDOG:
  CLR EA ; Hold off interrupts
MOV CCAP4L, #00 ; Next compare value is within
  MOV CCAP4H, CH
                       ; 255 counts of the current PCA
  SETB EA
                        ; timer value
  RET
```

Figure 26. PCA Watchdog Timer Initialization Code

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51RX+ ONLY)




Figure 28. Internal and External Data Memory Address Space with EXTRAM = 0

HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR 89C51RC+/RD+)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output reset HIGH pulse at the RST-pin.

Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST. SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When using the WDT, a 1Kohm resistor must be inserted between RST of the device and the Power On Reset circuitry. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the reset pin. The RESET pulse duration is $98 \times T_{OSC}$, where $T_{OSC} = 1/f_{OSC}$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

In applications using the Hardware Watchdog Timer of the P8xC51RD+, a series resistor (1K $\Omega\pm20\%$) needs to be included between the reset pin and any external components. Without this resistor the watchdog timer will not function.

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

AC ELECTRICAL CHARACTERISTICS

 $v_{ab} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ or -40°C to $+85^{\circ}\text{C}$, $V_{CC} = +2.7\text{V}$ to +5.5V. $V_{SS} = 0\text{V}^{1, 2, 3}$

| | | | 16MHz | CLOCK | VARIABL | | |
|---------------------|--------|--|----------|-------|--------------------------|--------------------------------------|------|
| SYMBOL | FIGURE | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| 1/t _{CLCL} | 29 | Oscillator frequency ⁵ Speed versions: 4; 5;S | | | 3.5 | 16 | MHz |
| t _{LHLL} | 29 | ALE pulse width | 85 | | 2t _{CLCL} -40 | | ns |
| t _{AVLL} | 29 | Address valid to ALE low | 22 | | t _{CLCL} -40 | | ns |
| t _{LLAX} | 29 | Address hold after ALE low | 32 | | t _{CLCL} -30 | | ns |
| t _{LLIV} | 29 | ALE low to valid instruction in | | 150 | | 4t _{CLCL} -100 | ns |
| t _{LLPL} | 29 | ALE low to PSEN low | 32 | | t _{CLCL} -30 | | ns |
| t _{PLPH} | 29 | PSEN pulse width | 142 | | 3t _{CLCL} -45 | | ns |
| t _{PLIV} | 29 | PSEN low to valid instruction in | | 82 | | 3t _{CLCL} -105 | ns |
| t _{PXIX} | 29 | Input instruction hold after PSEN | 0 | | 0 | | ns |
| t _{PXIZ} | 29 | Input instruction float after PSEN | | 37 | | t _{CLCL} -25 | ns |
| t _{AVIV} 5 | 29 | Address to valid instruction in | | 207 | | 5t _{CLCL} -105 | ns |
| t _{PLAZ} | 29 | PSEN low to address float | | 10 | | 10 | ns |
| Data Memo | ry | | <u> </u> | | | • | |
| t _{RLRH} | 30, 31 | RD pulse width | 275 | | 6t _{CLCL} -100 | | ns |
| t _{WLWH} | 30, 31 | WR pulse width | 275 | | 6t _{CLCL} -100 | | ns |
| t _{RLDV} | 30, 31 | RD low to valid data in | | 147 | | 5t _{CLCL} -165 | ns |
| t _{RHDX} | 30, 31 | Data hold after RD | 0 | | 0 | | ns |
| t _{RHDZ} | 30, 31 | Data float after RD | | 65 | | 2t _{CLCL} -60 | ns |
| t _{LLDV} | 30, 31 | ALE low to valid data in | | 350 | | 8t _{CLCL} -150 | ns |
| t _{AVDV} | 30, 31 | Address to valid data in | | 397 | | 9t _{CLCL} -165 | ns |
| t _{LLWL} | 30, 31 | ALE low to RD or WR low | 137 | 239 | 3t _{CLCL} -50 | 3t _{CLCL} +50 | ns |
| t _{AVWL} | 30, 31 | Address valid to WR low or RD low | 122 | | 4t _{CLCL} -130 | | ns |
| t _{QVWX} | 30, 31 | Data valid to WR transition | 13 | | t _{CLCL} -50 | | ns |
| t _{WHQX} | 30, 31 | Data hold after WR | 13 | | t _{CLCL} -50 | | ns |
| t _{QVWH} | 31 | Data valid to WR high | 287 | | 7t _{CLCL} -150 | | ns |
| t _{RLAZ} | 30, 31 | RD low to address float | | 0 | | 0 | ns |
| t _{WHLH} | 30, 31 | RD or WR high to ALE high | 23 | 103 | t _{CLCL} -40 | t _{CLCL} +40 | ns |
| External C | lock | | <u> </u> | | | • | |
| t _{CHCX} | 33 | High time | 20 | | 20 | t _{CLCL} -t _{CLCX} | ns |
| t _{CLCX} | 33 | Low time | 20 | | 20 | t _{CLCL} -t _{CHCX} | ns |
| t _{CLCH} | 33 | Rise time | | 20 | | 20 | ns |
| t _{CHCL} | 33 | Fall time | | 20 | | 20 | ns |
| Shift Regis | ter | | | | | | |
| t _{XLXL} | 32 | Serial port clock cycle time | 750 | | 12t _{CLCL} | 1 | ns |
| t _{QVXH} | 32 | Output data setup to clock rising edge | 492 | | 10t _{CLCL} -133 | | ns |
| t _{XHQX} | 32 | Output data hold after clock rising edge | 8 | | 2t _{CLCL} -117 | | ns |
| t _{XHDX} | 32 | Input data hold after clock rising edge | 0 | | 0 | | ns |
| t _{XHDV} | 32 | Clock rising edge to input data valid | | 492 | | 10t _{CLCL} -133 | ns |

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- 4. See application note AN457 for external memory interface.
- 5. Parts are guaranteed to operate down to 0Hz.

2000 Aug 07 38 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMIess, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{1, 2, 3}$

| | | | VARIABL | VARIABLE CLOCK ⁴ | | | |
|-------------------|--------|--|--------------------------|--------------------------------------|-----|-----|------|
| SYMBOL | FIGURE | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| t _{LHLL} | 29 | ALE pulse width | 2t _{CLCL} -40 | | 21 | | ns |
| t _{AVLL} | 29 | Address valid to ALE low | t _{CLCL} -25 | | 5 | | ns |
| t _{LLAX} | 29 | Address hold after ALE low | t _{CLCL} -25 | | | | ns |
| t _{LLIV} | 29 | ALE low to valid instruction in | | 4t _{CLCL} -65 | | 55 | ns |
| t _{LLPL} | 29 | ALE low to PSEN low | t _{CLCL} -25 | | 5 | | ns |
| t _{PLPH} | 29 | PSEN pulse width | 3t _{CLCL} -45 | | 45 | | ns |
| t _{PLIV} | 29 | PSEN low to valid instruction in | | 3t _{CLCL} -60 | | 30 | ns |
| t _{PXIX} | 29 | Input instruction hold after PSEN | 0 | | 0 | | ns |
| t _{PXIZ} | 29 | Input instruction float after PSEN | | t _{CLCL} -25 | | 5 | ns |
| t _{AVIV} | 29 | Address to valid instruction in | | 5t _{CLCL} -80 | | 70 | ns |
| t _{PLAZ} | 29 | PSEN low to address float | | 10 | | 10 | ns |
| Data Memor | y | • | • | | • | | • |
| t _{RLRH} | 30, 31 | RD pulse width | 6t _{CLCL} -100 | | 82 | | ns |
| t _{WLWH} | 30, 31 | WR pulse width | 6t _{CLCL} -100 | | 82 | | ns |
| t _{RLDV} | 30, 31 | RD low to valid data in | | 5t _{CLCL} -90 | | 60 | ns |
| t _{RHDX} | 30, 31 | Data hold after RD | 0 | | 0 | | ns |
| t _{RHDZ} | 30, 31 | Data float after RD | | 2t _{CLCL} -28 | | 32 | ns |
| t _{LLDV} | 30, 31 | ALE low to valid data in | | 8t _{CLCL} -150 | | 90 | ns |
| t _{AVDV} | 30, 31 | Address to valid data in | | 9t _{CLCL} -165 | | 105 | ns |
| t _{LLWL} | 30, 31 | ALE low to RD or WR low | 3t _{CLCL} -50 | 3t _{CLCL} +50 | 40 | 140 | ns |
| t _{AVWL} | 30, 31 | Address valid to WR low or RD low | 4t _{CLCL} -75 | | 45 | | ns |
| t _{QVWX} | 30, 31 | Data valid to WR transition | t _{CLCL} -30 | | 0 | | ns |
| t _{WHQX} | 30, 31 | Data hold after WR | t _{CLCL} -25 | | 5 | | ns |
| t _{QVWH} | 31 | Data valid to WR high | 7t _{CLCL} -130 | | 80 | | ns |
| t _{RLAZ} | 30, 31 | RD low to address float | | 0 | | 0 | ns |
| t _{WHLH} | 30, 31 | RD or WR high to ALE high | t _{CLCL} -25 | t _{CLCL} +25 | 5 | 55 | ns |
| External Clo | ck | - | | | | | |
| tchcx | 33 | High time | 0.38t _{CLCL} | t _{CLCL} -t _{CLCX} | | | ns |
| t _{CLCX} | 33 | Low time | 0.38t _{CLCL} | tclcl-tchcx | | | ns |
| tclch | 33 | Rise time | | 5 | | | ns |
| t _{CHCL} | 33 | Fall time | | 5 | | | ns |
| Shift Regist | er | - | _ | | | | |
| t_{XLXL} | 32 | Serial port clock cycle time | 12t _{CLCL} | | 360 | | ns |
| t _{QVXH} | 32 | Output data setup to clock rising edge | 10t _{CLCL} -133 | | 167 | | ns |
| t _{XHQX} | 32 | Output data hold after clock rising edge | 2t _{CLCL} -80 | | | | ns |
| t _{XHDX} | 32 | Input data hold after clock rising edge | 0 | | 0 | | ns |
| t _{XHDV} | 32 | Clock rising edge to input data valid | | 10t _{CLCL} -133 | | 167 | ns |

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0
- 4. For frequencies equal or less than 16MHz, see 16MHz "AC Electrical Characteristics", page 38.
- 5. Parts are guaranteed to operate down to 0Hz.

2000 Aug 07 39 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

 $R - \overline{RD}$ signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to ALE low.

 t_{LLPL} =Time for ALE low to \overline{PSEN} low.




Figure 29. External Program Memory Read Cycle




Figure 30. External Data Memory Read Cycle




Figure 31. External Data Memory Write Cycle




Figure 32. Shift Register Mode Timing




Figure 33. External Clock Drive

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

EPROM CHARACTERISTICS

All these devices can be programmed by using a modified Improved Quick-Pulse Programming algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 41 and 42. Figure 43 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 41. Note that the device is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 41. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 42.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The

address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 43. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = BBH indicates 87C54

BDH indicates 87C58

B1H indicates 87C51FA

B2H indicates 87C51FB

B3H indicates 87C51FC

CAH indicates 87C51RA+

CBH indicates 87C51RB+

CCH indicates 87C51RC+

CCH indicates 67C5 IRC+

CDH indicates 87C51RD+

(060H) = NA

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

[™]Trademark phrase of Intel Corporation.

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

ROM CODE SUBMISSION FOR 32K ROM DEVICES (80C58, 83C51FC, AND 83C51RC+)

When submitting ROM code for the 32K ROM devices, the following must be specified:

- 1. 32k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

| ADDRESS | CONTENT | BIT(S) | COMMENT |
|----------------|---------|--------|---|
| 0000H to 7FFFH | DATA | 7:0 | User ROM Data |
| 8000H to 803FH | KEY | 7:0 | ROM Encryption Key FFH = no encryption |
| 8040H | SEC | 0 | ROM Security Bit 1 0 = enable security 1 = disable security |
| 8040H | SEC | 1 | ROM Security Bit 2 0 = enable security 1 = disable security |

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

| Security Bit #1: | ☐ Enabled | ☐ Disabled |
|------------------|-----------|-----------------------------------|
| Security Bit #2: | ☐ Enabled | ☐ Disabled |
| Encryption: | □ No | ☐ Yes If Yes, must send key file. |

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

ROM CODE SUBMISSION FOR 64K ROM DEVICE (83C51RD+)

When submitting ROM code for the 64K ROM devices, the following must be specified:

- 1. 64k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

| ADDRESS | CONTENT | BIT(S) | COMMENT | | |
|------------------|---------|--------|---|--|--|
| 0000H to FFFFH | DATA | 7:0 | User ROM Data | | |
| 10000H to 1003FH | KEY | 7:0 | ROM Encryption Key FFH = no encryption | | |
| 10040H | SEC | 0 | ROM Security Bit 1 0 = enable security 1 = disable security | | |
| 10040H | SEC | 1 | ROM Security Bit 2 0 = enable security 1 = disable security | | |

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:


| Security Bit #1: | ☐ Enabled | ☐ Disabled |
|------------------|-----------|-------------------------|
| Security Bit #2: | ☐ Enabled | ☐ Disabled |
| Encryption: | □ No | ☐ Yes If Yes, must send |

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

| UNIT | Α | A ₁ min. | A ₃ | A ₄ max. | bp | b ₁ | D ⁽¹⁾ | E ⁽¹⁾ | е | e _D | еE | H _D | HE | k | k ₁ max. | Lp | ٧ | w | у | Z _D ⁽¹⁾ max. | Z _E ⁽¹⁾ max. | β |
|--------|----------------|------------------------|----------------|------------------------|--------------|----------------|------------------|------------------|------|----------------|----------------|----------------|----------------|----------------|------------------------|----------------|-------|-------|-------|---------------------------------------|---------------------------------------|-----------------|
| mm | 4.57 4.19 | 0.51 | 0.25 | 3.05 | 0.53 0.33 | | 16.66 16.51 | 16.66 16.51 | 1.27 | | 16.00 14.99 | | | | 0.51 | 1.44 1.02 | 0.18 | 0.18 | 0.10 | 2.16 | 2.16 | 45 ⁰ |
| inches | 0.180 0.165 | 0.020 | 0.01 | | | 0.032 0.026 | | | 0.05 | 0.630 0.590 | 0.630 0.590 | 0.695 0.685 | 0.695 0.685 | 0.048 0.042 | 0.020 | 0.057 0.040 | 0.007 | 0.007 | 0.004 | 0.085 | 0.085 | |

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

| | OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | |
|--|----------|--------|--------|----------|------------|------------|---------------------------------|
| | VERSION | IEC | JEDEC | EIAJ | | PROJECTION | 1330E DATE |
| | SOT187-2 | 112E10 | MO-047 | | | | 97-12-16 99-12-27 |

80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

NOTES