

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 $\cdot \mathbf{X} \mathbf{F}$

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/n79e823adg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

N79E825A/824A/823A/822A Data Sheet

	11.1.2 Power-On Reset (POR)	61
	11.1.3 Watchdog Timer Reset	61
	11.2 Reset State	61
12	INTERRUPTS	66
	12.1 Interrupt Sources	
	12.2 Priority Level Structure	
	12.3 Response Time	69
	12.4 Interrupt Inputs	70
13	PROGRAMMABLE TIMERS/COUNTERS	72
	13.1 Timer/Counters 0 & 1	72
	13.1.1 Time-Base Selection	72
	13.1.2 Mode 0	72
	13.1.3 Mode 1	73
	13.1.4 Mode 2	74
	13.1.5 Mode 3	74
14	NVM MEMORY	
15	WATCHDOG TIMER	77
	15.1 WATCHDOG CONTROL	78
	15.2 CLOCK CONTROL of Watchdog	79
16	SERIAL PORT (UART)	80
	16.1 MODE 0	80
	16.2 MODE 1	
	16.3 MODE 2	83
	16.4 MODE 3	
	16.5 Framing Error Detection	85
	16.6 Multiprocessor Communications	85
17	TIME ACCESS PROCTECTION	87
18	KEYBOARD INTERRUPT (KBI)	
19	ANALOG COMPARATORS	91
20	I/O PORT CONFIGURATION	
	20.1 Quasi-Bidirectional Output Configuration	
	20.2 Open Drain Output Configuration	
	20.3 Push-Pull Output Configuration	
	20.4 Input Only Configuration	
21	OSCILLATOR	
	21.1 On-Chip RC Oscillator Option	
	21.2 External Clock Input Option	
	21.3 CPU Clock Rate select	
22	POWER MONITORING FUNCTION	
	22.1 Power On Detect	
	22.2 Brownout Detect	
23	PULSE-WIDTH-MODULATED (PWM) OUTPUTS	

SYMBOL	DEFINITION	ADDR ESS	ADDR MSB BIT_ADDRESS, SYMBOL ESS LSB								RESET
IP1	Interrupt priority 1	F8H	(FF) -	(FE) -	(FD) PPWM	(FC) PWDI	(FB) PC2	(FA) PC1	(F9) PKB	(F8) Pl2	xx000000B
IP1H	Interrupt high priority 1	F7H	-	-	PPWMH	PWDIH	PC2H	PC1H	PKBH	PI2H	xx000000B
POIDS	Port 0 Digital Input Disable	F6H				$\langle \rangle$	1	3			00000000B
В	B register	F0H	(F7)	(F6)	(F5)	(F4)	(F3)	(F2)	(F1)	(F0)	0000000B
EIE	Interrupt enable 1	E8H	(EF) -	(EE) -	(ED) EPWM	(EC) EWDI	(EB) EC2	(EA) EC1	(E9) EKB	(E8) El2C	xx000000B
ADCH	ADC converter result	E2H	ADC.9	ADC.8	ADC.7	ADC.6	ADC.5	ADC.4	ADC.3	ADC.2	xxxxxxxB
ADCCON	ADC control register	E1H	ADC.1	ADC.0	ADCEX	ADCI	ADCS	RCCLK	AADR1	AADR0	xx000x00B
ACC	Accumulator	E0H	(E7)	(E6)	(E5)	(E4)	(E3)	(E2)	(E1)	(E0)	0000000B
PWMCON2	PWM control register 2	DFH	BKCH	BKPS	BPEN	BKEN	PWM3B	PWM2B	PWM1B	PWM0B	0000000B
PWM3L	PWM 3 low bits register	DEH	PWM3.7	PWM3.6	PWM3.5	PWM3.4	PWM3.3	PWM3.2	PWM3.1	PWM3.0	0000000B
PWM2L	PWM 2 low bits register	DDH	PWM2.7	PWM2.6	PWM2.5	PWM2.4	PWM2.3	PWM2.2	PWM2.1	PWM2.0	0000000B
PWMCON1	PWM control register 1	DCH	PWMRUN	load	CF	CLRPWM	PWM3I	PWM2I	PWM1I	PWM0I	0000000B
PWM1L	PWM 1 low bits register	DBH	PWM1.7	PWM1.6	PWM1.5	PWM1.4	PWM1.3	PWM1.2	PWM1.1	PWM1.0	0000000B
PWM0L	PWM 0 low bits register	DAH	PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.0	0000000B
PWMPL	PWM counter low register	D9H	PWMP0.7	PWMP0.6	PWMP0.5	PWMP0.4	PWMP0.3	PWMP0.2	PWMP0.1	PWMP0.0	00000000B
WDCON	Watch-Dog control	D8H	(DF) WDRUN	(DE) -	(DD) WD1	(DC) WD0	(DB) WDIF	(DA) WTRF	(D9) EWRST	(D8) WDCLR	0x000000B
PWMCON3	PWM control register 3	D7H	-	-	-	-	-	-	-	BKF	xxxxxx0B
PWM3H	PWM 3 high bits register	D6H	-	-	-	-	-	-	PWM3.9	PWM3.8	xxxxxx00B
PWM2H	PWM 2 high bits register	D5H	-	-	-	-	-	-	PWM2.9	PWM2.8	xxxxxx00B
PWM1H	PWM 1 high bits register	D3H	-	-	-	-	-	-	PWM1.9	PWM1.8	xxxxxx00B
PWM0H	PWM 0 high bits register	D2H	-	-	-	-	-	-	PWM0.9	PWM0.8	xxxxxx00B
PWMPH	PWM counter high register	D1H	-	-	-	-	-	-	PWMP0. 9	PWMP0. 8	xxxxx00B
PSW	Program status word	D0H	(D7) CY	(D6) AC	(D5) F0	(D4) RS1	(D3) RS0	(D2) OV	(D1) F1	(D0) P	0000000B
NVMDATA	NVM Data	CFH									0000000B
NVMCON	NVM Control	CEH	EER	EWR	-	-	-	-	-	-	0000000B
ТА	Timed Access Protection	C7H	TA.7	TA.6	TA.5	TA.4	TA.3	TA.2	TA.1	TA.0	11111111B
NVMADDR	NVM address	C6H									0000000B
I2ADDR	I2C address1	C1H	ADDR.7	ADDR.6	ADDR.5	ADDR.4	ADDR.3	ADDR.2	ADDR.1	GC	xxxxxx0B
I2CON	I2C Control register	СОН	(C7) -	(C6) ENS1	(C5) STA	(C4) STO	(C3) SI	(C2) AA	(C1) -	(C0) -	x00000xxB
I2TIMER	I2C Timer Counter register	BFH	-	-	-	-	-	ENTI	DIV4	TIF	0000000B
I2CLK	I2C Clock Rate	BEH	I2CLK.7	I2CLK.6	I2CLK.5	I2CLK.4	I2CLK.3	I2CLK.2	I2CLK.1	I2CLK.0	0000000B
I2STATUS		BDH									1111000B
I2DAT	1	BCH	I2DAT.7	I2DAT.6	I2DAT.5	I2DAT.4	I2DAT.3	I2DAT.2	I2DAT.1	I2DAT.0	xxxxxxxB
SADEN	Slave address mask	B9H									0000000B
IP0	Interrupt priority	B8H	(BF) -	(BE) PADC	(BD) PBO	(BC) PS	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	x0000000B
IP0H	Interrupt high priority	B7H	-	PADCH	PBOH	PSH	PT1H	PX1H	PT0H	PX0H	x000000B
P2M2	Port 2 output mode 2	B6H	-	-	-	-	-	-	P2M2.1	P2M2.0	xxxxxx00B
P2M1	Port 2 output mode 1	B5H	P2S	P1S	P0S	ENCLK	T1OE	T0OE	P2M1.1	P2M1.0	0000000B
P1M2	Port 1 output mode 2	B4H	P1M2.7	P1M2.6	-	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0	0000000B
P1M1	Port 1 output mode 1	B3H	P1M1.7	P1M1.6	-	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0	0000000B
P0M2	Port 0 output mode 2	B2H	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0	0000000B
P0M1	Port 0 output mode 1	B1H	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	0000000B

Publication Release Date: Aug 05, 2010 Revision A02

Continued

BIT	NAME	FUNCTION
5	TF0	Timer 0 Overflow Flag. This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
4	TR0	Timer 0 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
3	IE1	Interrupt 1 Edge Detect Flag: Set by hardware when an edge/level is detected on $\overline{\text{INT1}}$. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
2	IT1	Interrupt 1 Type Control. Set/cleared by software to specify falling edge/ low level triggered external inputs.
1	IE0	Interrupt 0 Edge Detect Flag. Set by hardware when an edge/level is detected on $\overline{\text{INT0}}$. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
0	ІТО	Interrupt 0 Type Control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

TIMER MODE CONTROL

Bit:	7	6	5	4	3	2	1	0
	GATE	C/\overline{T}	M1	M0	GATE	C/\overline{T}	M1	M0
	TIMER1				TIMER0			

Mnemonic: TMOD

BIT	NAME	FUNCTION
7	GATE	Gating control: When this bit is set, Timer/counter 1 is enabled only while the $\overline{INT1}$ pin is high and the TR1 control bit is set. When cleared, the $\overline{INT1}$ pin has no effect, and Timer 1 is enabled whenever TR1 control bit is set.
6	C/T	Timer or Counter Select: When clear, Timer 1 is incremented by the internal clock. When set, the timer counts falling edges on the T1 pin.
5	M1	Timer 1 mode select bit 1. See table below.
4	MO	Timer 1 mode select bit 0. See table below.
3	GATE	Gating control: When this bit is set, Timer/counter 0 is enabled only while the $\overline{INT0}$ pin is high and the TR0 control bit is set. When cleared, the $\overline{INT0}$ pin has no effect, and Timer 0 is enabled whenever TR0 control bit is set.
2	C/T	Timer or Counter Select: When clear, Timer 0 is incremented by the internal clock. When set, the timer counts falling edges on the T0 pin.
1	M1	Timer 0 mode select bit 1. See table below.
0	MO	Timer 0 mode select bit 0. See table below.

Address: 89h

BIT	NAME				FUNCTION	I					
2	OE2	Output enable: 1: The comparator output is connected to the CMP2 pin if the comparator is enabled (CE2 = 1). This output is asynchronous to the CPU clock.									
1	CO2	Compara Synchron comparat	tor output: ized to the or is disable	CPU clock ed (CE2 = 0)	to allow read	ding by soft	ware. Cleare	ed when t			
0	CMF2	Compara This bit is This bit Cleared b	omparator interrupt flag: is bit is set by hardware whenever the comparator output CO2 cl is bit will cause a hardware interrupt if enabled and of suffi eared by software and when the comparator is disabled (CE2 = 0)								
PORT		MODE 1					25	0			
Bit:	7	6	5	4	3	2	1 (0			
	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0			
Mnem	onic: P0M1		1		1	1	A	ddress: E			
BIT	NAME				FUNCTION	1		10			
7-0	P0M1.[7:0]	20M1 [7:0] To control the output configuration of P0 bits [7:0									
POPT											
Bit:	7	6	5	4	3	2	1	0			
	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	 P0M2.2	P0M2.1	P0M2.0			
Mnem	onic: P0M2		1	1			Α	ddress: E			
BIT	NAME				FUNCTION	1					
7-0	P0M2.[7:0]	To contro	ol the outpu	t configuration	on of P0 bits	[7:0]					
				0							
	7	6	5	4	3	2	1	0			
Bit:		-		P1M1 /	P1M1.3	 P1M1.2	P1M1.1	P1M1.0			
Bit:	P1M1.7	P1M1.6	-	1 1 I I I I I I I I I I I I I I I I I I							
Bit: Mnem	P1M1.7 onic: P1M1	P1M1.6	-	1 11011.4			A	ddress: B			
Bit: Mnem BIT	P1M1.7 onic: P1M1 NAME	P1M1.6			FUNCTION	N	A	Address: B			
Bit: Mnem BIT 7-0	P1M1.7 onic: P1M1 NAME P1M1.[7:0]	P1M1.6	bl the outpu	t configuratio	FUNCTION on of P1 bits	J [7:0]	A	Address: E			
Bit: Mnem BIT 7-0 PORT	P1M1.7 onic: P1M1 NAME P1M1.[7:0]	To contro	DI the outpu	t configuratio	FUNCTION on of P1 bits	J [7:0]	A	Address: E			
Bit: Mnem BIT 7-0 PORT Bit:	P1M1.7 onic: P1M1 NAME P1M1.[7:0] 1 OUTPUT 7	P1M1.6 To contro MODE 2 6	bl the outpu	t configuratio	FUNCTION on of P1 bits	N [7:0] 2	<i>A</i>	oddress: E			
Bit: Mnem BIT 7-0 PORT Bit:	P1M1.7 onic: P1M1 NAME P1M1.[7:0] 1 OUTPUT 7 P1M2.7	P1M1.6 To contro MODE 2 6 P1M2.6	bl the outpu	t configuratio	FUNCTION on of P1 bits 3 P1M2.3	N [7:0] 2 P1M2.2	1 P1M2.1	0 P1M2.0			

Publication Release Date: Aug 05, 2010 Revision A02

N79E825A/824A/823A/822A Data Sheet

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	122	1 F	PWM1.9	PWM1.
Mnem	onic: PWM1	IH				200	Α	ddress: [
BIT	NAME				FUNCTIO	N	K	
7~2	-	Reser	ved.			VQ.	-23	
1~0	PWM1.[9:	8] The P	WM 1 High	Bits Registe	er bit 9~8.	~Un		
PWM	2 HIGH BIT	S REGIST	ER					
Bit:	7	6	5	4	3	2	Si an	0
	-	-	-	-	-	-	PWM2.9	PWM2.
Mnem	onic: PWM2	2H					A	ddress: [
BIT	NAME				FUNCTIO	ON		age -
7~2	-	Reser	ved.					(No
1~0	PWM2.[9:	8] The P	WM 2 High	Bits Registe	er bit 9~8.			02
PWM	3 HIGH BIT	S REGIST	ER					
Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	PWM3.9	PWM3.
Mnem	onic: PWM3	BH					Α	ddress: [
BIT	NAME				FUNCTIO	ON		
7~2	-	Reser	ved.					
1~0	PWM3.[9:	81 The P	WM 3 High	Bits Registe	er bit 9~8.			
			<u>~</u>					
		REGISTEI	х з	4	2	C	1	0
Dit.	-	-	- -	+	-	-		BKE
Mnom							^	
DIT							P	Juli 633. I
7-6		Record						
7-0	2.25		rnal brako	nin Flag				
0	BKF	0: The F	WM is not	brake.				
-	San a	1: The F	WM is bral	ke by externa	al brake pin.	It will be clea	ared by softw	vare.
WATO	HDOG CO	NTROL	2					
Bit:	7	6	5	4	3	2	1	0
	WDRUN	POR	WD1	WD0	WDIF	WTRF	EWRST	WDCI F
Mnem	Onic: WDCC		VVD1	VVD0	WDIF	WIRF		
WILLOUT								

N79E825A/824A/823A/822A Data Sheet

nuvoTon

BIT	NAME	FUNCTION									
7	WDRUN	0: The Watchdog is stopped. 1: The Watchdog is running.									
6	-	Reserved.			CAN.	àc.					
5	WD1	Watchdog	Watchdog Timer Time-out Select bits. These bits determine the time-out period								
		of the wate watchdog	chdog tii time-ou	is 512 clocks longer than th	e						
			WD1	WD0	Interrupt time-out	Reset time-out					
4	WD0		0	0	2 ¹⁷	2 ¹⁷ + 512					
			0	1	2 ²⁰	2 ²⁰ + 512					
			1	0	2 ²³	2 ²³ + 512					
			1	1	2 ²⁶	2 ²⁶ + 512	\sum				
3	WDIF	0: If the in has ela 1: If the w the wat	iterrupt i psed. T atchdog ichdog i	s not er his bit m interrupt	habled, then this bit in hust be cleared by soft ot is enabled, hardware has occurred.	dicates that the time-out pe ware. e will set this bit to indicate	riod that				
2	WTRF	Watchdog 1: Hardwa can rea bit. Thi 0, the v	Timer F are will s ad it but s bit hel vatchdog	Reset Fla et this b must c ps softw g timer v	ag bit when the watchdog lear it manually. A pow vare in determining the will have no affect on th	timer causes a reset. Softw wer-fail reset will also clear e cause of a reset. If EWRS his bit.	vare the ST =				
1	EWRST	0: Disable 1: Enable	Watchd Watchd	log Time og Time	er Reset. r Reset.						
0	WDCLR	Reset Wa This bit he resetting EWRST b clocks afte bit is self-o	tchdog 7 elps in p the wat efore tin er that a clearing	Timer butting the chdog ne-out w watchde by hard	he watchdog timer into timer before a time-o vill cause an interrupt, og timer reset will be g ware.	o a know state. It also help out occurs. Failing to set if EWDI (EIE.4) is set, and enerated if EWRST is set.	s in the 512 This				

The WDCON SFR is set to 0x000000B on a reset. WTRF (WDCON.2) is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF (WDCON.2) is not altered by an external reset. EWRST (WDCON.1) is set to 0 on a Power-on reset, reset pin reset, and Watch Dog Timer reset.

All the bits in this SFR have unrestricted read access. WDRUN, WD0, WD1, EWRST, WDIF and WDCLR require Timed Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description.

EXTE		RRUPT PRI	ORITY					
Bit:	7	6	5	4	3	2	1	0
	-	-	PPWM	PWDI	PC2	PC1	PKB	Pl2
Mnem	onic: IP1				UN.	S. ~		Address: F8h
BIT	NAME				FUNCTIO	N N		
7	-	Reserved			X	$\langle \mathcal{A} \rangle$	25.	
6	-	Reserved				JOY.	12	
5	PPWM	1: To set i	nterrupt pri	ority of PWN	l's externa	I brake is hi	gher priority	level.
4	PWDI	1: To set i	nterrupt pri	ority of Wate	hdog is hig	gher priority	level.	26
3	PC2	1: To set i	nterrupt pri	ority of Com	parator 2 i	s higher pric	ority level.	15
2	PC1	1: To set i	nterrupt pri	ority of Com	parator 1 i	s higher pric	ority level.	100
1	PKB	1: To set i	nterrupt pri	ority of Keyp	ad is highe	er priority le	vel.	02 12
0	Pl2	1: To set i	nterrupt pri	ority of I2C i	s higher pr	iority level.		20

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
SJMP rel	80	2	3	12	24	2
JZ rel	60	2	3	12	24	2
JNZ rel	70	2	3	12	24	2
JC rel	40	2	3	12	24	2
JNC rel	50	2	3	12	24	2
JB bit, rel	20	3	4	16	24	1.5
JNB bit, rel	30	3	4	16	24	1.5
JBC bit, rel	10	3	4	16	24	1.5
CJNE A, direct, rel	B5	3	4	16	24	1.5
CJNE A, #data, rel	B4	3	4	16	24	1.5
CJNE @R0, #data, rel	B6	3	4	16	24	1.5
CJNE @R1, #data, rel	B7	3	4	16	24	1.5
CJNE R0, #data, rel	B8	3	4	16	24	1.5
CJNE R1, #data, rel	B9	3	4	16	24	1.5
CJNE R2, #data, rel	BA	3	4	16	24	1.5
CJNE R3, #data, rel	BB	3	4	16	24	1.5
CJNE R4, #data, rel	BC	3	4	16	24	1.5
CJNE R5, #data, rel	BD	3	4	16	24	1.5
CJNE R6, #data, rel	BE	3	4	16	24	1.5
CJNE R7, #data, rel	BF	3	4	16	24	1.5
DJNZ R0, rel	D8	2	3	12	24	2
DJNZ R1, rel	D9	2	3	12	24	2
DJNZ R5, rel	DD	2	3	12	24	2
DJNZ R2, rel	DA	2	3	12	24	2
DJNZ R3, rel	DB	2	3	12	24	2
DJNZ R4, rel	DC	2	3	12	24	2
DJNZ R6, rel	DE	2	3	12	24	2
DJNZ R7, rel	DF	2	3	12	24	2
DJNZ direct, rel	D5	3	4	16	24	1.5

Table 9-1: Instruction Set for N79E825/824

10 POWER MANAGEMENT

The N79E825 series has several features that help the user to control the power consumption of the device. These modes are discussed in the next two sections.

10.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer, I2C, PWM and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle Mode.

The Idle mode can also be exited by activating the reset. The device can put into reset either by applying a low on the external /RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held low for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the N79E825 series are exiting from an Idle Mode with a reset, the instruction following the one which put the device into Idle Mode is not executed. So there is no danger of unexpected writes.

10.2 Power Down Mode

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. The port pins output the values held by their respective SFRs.

The N79E825 series will exit the Power Down mode with a reset or by an external interrupt pin enabled as level detected. An external reset can be used to exit the Power down state. The low on /RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode when its clock source is external OSC or crystal.

The sources that can wake up from the power down mode are external interrupts, keyboard interrupt (KBI), brownout reset (BOR), and comparator interrupt (CMF1, CMF2).

The N79E825 series can be waken up from the Power Down mode by forcing an external interrupt pin activation, provided the corresponding interrupt is enabled, while the global enable (EA) bit is set. If these conditions are met, then either a low-level or a falling-edge at external interrupt pin will re-start the oscillator. The device will then execute the interrupt service routine for the corresponding external interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after one which put the device into Power Down mode and continues from there. During Power down mode, if AUXR1.LPBOV = 1 and AUXR1.BOD = 0, the internal RC clock will be enabled

12 INTERRUPTS

nuvoTon

The N79E825 series have four priority level interrupts structure with 13 interrupt sources. Each of the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled.

12.1 Interrupt Sources

The External Interrupts INT0 and INT1 can be either edge triggered or level triggered, depending on bits IT0 and IT1. The bits IE0 and IE1 in the TCON register are the flags which are checked to generate the interrupt. In the edge triggered mode, the INTx inputs are sampled in every machine cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IEx in TCON is set. The flag bit requests the interrupt. Since the external interrupts are sampled every machine cycle, they have to be held high or low for at least one complete machine cycle. The IEx flag is automatically cleared when the service routine is called. If the level triggered mode is selected, then the requesting source has to hold the pin low till the interrupt is serviced. The IEx flag will not be cleared by the hardware on entering the service routine. If the interrupt continues to be held low even after the service routine is completed, then the processor may acknowledge another interrupt request from the same source.

The Timer 0 and 1 Interrupts are generated by the TF0 and TF1 flags. These flags are set by the overflow in the Timer 0 and Timer 1. The TF0 and TF1 flags are automatically cleared by the hardware when the timer interrupt is serviced. The Watchdog timer can be used as a system monitor or a simple timer. In either case, when the time-out count is reached, the Watchdog Timer interrupt flag WDIF (WDCON.3) is set. If the interrupt is enabled by the enable bit EIE.4, then an interrupt will occur.

The Serial block can generate interrupt on reception or transmission. There are two interrupt sources from the Serial block, which are obtained by the RI and TI bits in the SCON SFR. These bits are not automatically cleared by the hardware, and the user will have to clear these bits by software.

All the bits that generate interrupts can be set or reset by software, and thereby software initiated interrupts can be generated. Each of the individual interrupts can be enabled or disabled by setting or clearing a bit in the IE SFR. IE also has a global enable/disable bit EA, which can be cleared to disable all interrupts.

The ADC can generate interrupt after finished ADC converter. There is one interrupt source, which is obtained by the ADCI bit in the ADCCON SFR. This bit is not automatically cleared by the hardware, and the user will have to clear this bit using software.

The two comparators can generate interrupt after comparator output has toggle occurs by CMF1 and CMF2. These bits are not automatically cleared by the hardware, and the user will have to clear these bits using software.

The I2C function can generate interrupt, if EI2C and EA bits are enabled, when SI Flag is set due to a new I2C status code is generated, SI flag is generated by hardware and must be cleared by software.

The PWM function can generate interrupt by BKF flag, after external brake pin has brake occurred. This bit will be cleared by software.

The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are;

1. An interrupt of equal or higher priority is not currently being serviced.

2. The current polling cycle is the last machine cycle of the instruction currently being execute.

3. The current instruction does not involve a write to IE, EIE, IPO, IPOH, IP1 or IPH1 registers and is



Figure 13-4: Timer/Counter Mode 3



Publication Release Date: Aug 05, 2010 Revision A02



Example 5: Invalid Access

TA, #0AAh	;3 M/C
	;1 M/C
TA, #055h	;3 M/C
EWT	;2 M/C
	TA, #0AAh TA, #055h EWT

In the first three examples, the writing to the protected bits is done before the 3 machine cycles window closes. In Example 4, however, the writing to the protected bit occurs after the window has closed, and so there is effectively no change in the status of the protected bit. In Example 5, the second write to TA occurs 4 machine cycles after the first write, therefore the timed access window is not opened at all, and the write to the protected bit fails.



23 PULSE-WIDTH-MODULATED (PWM) OUTPUTS

The N79E825 series have four Pulse Width Modulated (PWM) channels, and the PWM outputs are PWM0 (P0.1), PWM1 (P1.6), PWM2 (P1.7) and PWM3 (P0.0). The initial PWM outputs level correspondingly depend on the PRHI level set prior to the chip reset. When PRHI set to high, PWM output will initialize to high after chip reset; if PRHI set to low, PWM output will be initialize to low after chip reset.

The N79E825 series support 10-bits down counter with cpu clock as its input. The PWM counter clock, has the same frequency as the clock source $F_{CPU} = F_{OSC}$. When the counter reaches underflow it will automatic reloaded from counter register. The PWM frequency is given by: $f_{PWM} = F_{CPU}$ / (PWMP+1), where PWMP is 10-bits register of PWMPH.1, PWMPH.0 and PWMPL.7~PWMPL.0.

The counter register will be loaded with the PWMP register value when PWMRUN, load and CF are equal to 1; the load bit will be automatically cleared to zero on the next clock cycle, and at the same time the counter register value will be loaded to the 10 bits down counter. CF flag is 10-bits down counter reaches underflow, the CF flag will be cleared by software.

The pulse width of each PWM output is determined by the Compare registers of PWM0L through PWM3L and PWM0H through PWM3H. When PWM compare register is greater than 10-bits counter register, the PWM output is low. Load bit has to be set to 1 for alteration of PWMn width. After the new values are written to the PWMn registers, and if load bit is set to 1, the new PWMn values will be loaded to the PWMn registers upon the next underflow. The PWM output high pulses width is given by:

 t_{HI} = (PWMP – PWMn+1). Notice, if compare register is set to 000H, the PWMn output will stay at high, and if compare register is set to 3FFH, the PWMn output will stuck at low until there is a change in the compare register.



The N79E825 series devices support brake function which can be activated by software or external pin (P0.2). The Brake function is controlled by the PWMCON2 register. The setting and details description of software brake and external pin brake can be found at the brake condition table at the SFR section.

As for external brake, the user program can poll the brake flag (BKF) or enable PWM's brake interrupt to determine when the external Brake Pin is asserted and causes a brake to occur. The brake pin (P0.2) can be set to trigger the brake function by either low or high level, by clearing or setting the PWMCON2.6 (BKPS) bit respectively. The details description of varies brake functions can be found in the brake condition table.

Since the Brake Pin being asserted will automatically clear the Run bit of PWMCON1.7 and BKF (PWMCON3.0) flag will be set, the user program can poll this bit or enable PWM's brake interrupt to determine when the Brake Pin causes a brake to occur. The other method for detecting a brake caused by the Brake Pin would be to tie the Brake Pin to one of the external interrupt pins. This latter approach is needed if the Brake signal is of insufficient length to ensure that it can be captured by a polling routine. When, after being asserted, the condition causing the brake is removed, the PWM outputs go to whatever state that had immediately prior to the brake. This means that in order to go from brake being asserted to having the PWM run without going through an indeterminate state, care must be taken. If the Brake Pin causes brake to be asserted, the following prototype code will allow the PWM to go from brake and then run smoothly after brake is released.



N79E825A/824A/823A/822A Data Sheet



26 ICP(IN-CIRCUIT PROGRAM) FLASH PROGRAM

The contexts of flash in N79E825 series are empty by default. User must program the flash EPROM by external Writer device or by ICP (In-Circuit Program) tool.

In the ICP tool, the user must take note of ICP's program pins used in system board. In some application circuits, the pins are located at P1.5, P0.4 and P0.5, as below figure. During ICP programming, P1.5 must be set to high voltage (~10.5V), and keeping this voltage to update code, data and/or configure CONFIG bits. After programming completion, the high voltage of P1.5 should be released. So, it is highly recommended user power off then power on after ICP programming has completed on the system board.

Upon entry into ICP program mode, all pin will be set to quasi-bidirectional mode, and output to level "1".

The N79E825 series support programming of Flash EPROM (**16K/8K/4K/2K** bytes AP Flash EPROM) and NVM data memory (**256** bytes). User has the option to program the AP flash and NVM either individually or both.



Figure 26-1: Application Circuit of ICP

Note: 1. When using ICP to upgrade code, the P1.5, P0.4 and P0.5 must be taken within design system board.

- 2. After program finished by ICP, to suggest system power must power off and remove ICP connector then power on.
- 3. It is recommended that user performs erase function and programming configure bits continuously without any interruption.

28 ELECTRICAL CHARACTERISTICS

		6.6.322		
SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Operating Temperature	TA	-40	+85	°C
Storage Temperature	Tst	-55	+150	°C
Maximum Current into V _{DD}		-	120	mA
Maximum Current out of V _{SS}			120	mA
Maximum Current suck by a I/O pin			25	mA
Maximum Current sourced by a I/O pin			25	mA
Maximum Current suck by total I/O pins			75	mA
Maximum Current sourced by total I/O pins			75	mA

28.1 Absolute Maximum Ratings

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability



DC ELECTRICAL CHARACTERISTICS, continued

	SYMPOL	SPECIFICATION					
FARAMETER	STWIDOL	MIN.	TYP.	MAX.	UNIT		
Input Low Voltage	V	0	- 0	0.8	V	V _{DD} = 4.5V	
XTAL1 ^[*2]	V IL3	0	-	0.4	V	V _{DD} = 3.0V	
Input High Voltage	N	3.5	-	V _{DD} +0.2	V	$V_{DD} = 5.5V$	
XTAL1 ^[*2]	V IH3	2.4	-	V _{DD} +0.2	V	V _{DD} = 3.0V	
Input High Voltage P0,	V _{IH1}	2.4	-	V _{DD} +0.2	V	V _{DD} = 5.5V	
P1, P2 (TTL input)		2.0	-	V _{DD} +0.2	V	V _{DD} = 3.0V	
Negative going threshold (Schmitt input)	V _{ILS}	-0.5	-	$0.3V_{DD}$	V	-Q3	
Positive going threshold (Schmitt input)	V _{IHS}	0.7V _{DD}	-	V _{DD} +0. 5	V	(Q)	
Hysteresis voltage	V _{HY}		0.2V _{DD}		V		
Source Current P0, P1, P2 (Quasi-bidirectional Mode)	I _{sr1}	-180	-230	-360	uA	$V_{DD} = 4.5V, V_S = 2.4V$	
Sink Current P0, P1, P2 (Quasi-bidirectional Mode)	I _{SK2}	13	23	24	mA	$V_{DD} = 4.5V, V_{S} = 0.45V$	
Output Low Voltage P0,		-	0.5	0.9	V	$V_{DD} = 4.5V, I_{OL} = 20 \text{ mA}$	
P1, P2 (PUSH-PULL Mode)	V _{OL1}	-	0.1	0.4	V	$V_{DD} = 2.7V, I_{OL} = 3.2 \text{ mA}$	
Output High Voltage P0,		2.4	3.4	-	V	$V_{DD} = 4.5V, I_{OH} = -16mA$	
(PUSH-PULL Mode)	V _{OH}	1.9	2.4	-	V	$V_{DD} = 2.7V, I_{OH} = -3.2m/$	
Brownout voltage with BOV=1	V _{BO2.5}	2.4	-	2.7	V	TA = -0 to 70°C	
Brownout voltage with BOV=0	V _{BO3.8}	3.5	-	4.0	V	$TA = -0$ to $70^{\circ}C$	
Brown-Out Current			1		mA	5.0V/20MHz XTAL P1.5 (RST) tie to VDE	
Brown-Out Current + Power saving	'n		90		μΑ	5.0V/20MHz XTAL P1.5 (RST) tie to VDE	
Comparator Reference Voltage	Vref	1.02	1.20	1.31	V		

Notes: *1. /RST pin is a Schmitt trigger input.

28.6 EXTERNAL CLOCK CHARACTERISTICS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Clock High Time	t _{CHCX}	12.5	gh d	-	nS	
Clock Low Time	t _{CLCX}	12.5	1	de la	nS	
Clock Rise Time	t _{CLCH}	-		10	nS	
Clock Fall Time	t _{CHCL}	-	- 3	10	nS	

28.7 AC SPECIFICATION

PARAMETER	SYMBOL	VARIABLE CLOCK MIN.	VARIABLE CLOCK MAX.	UNITS
Oscillator Frequency	1/t _{CLCL}	0	20	MHz

28.8 Internal RC OSC Specification

Parameter	Sp	pecification	n (referenc	Test Conditions	
	Min.	Тур.	Max.	Unit	1022
On-chip RC oscillator	-	± 50%	-	%	V _{DD} =2.7V~5.5V, TA = -40°C ~85°C

28.9 TYPICAL APPLICATION CIRCUITS

CRYSTAL	C1	C2	R
4MHz ~ 20 MHz	without	without	without

The above table shows the reference values for crystal applications.



30 REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Dec. 03, 2009	-	Initial Issued
A2	Aug. 05, 2010	Page 124	Modify SSOP20 Package.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.