

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 $\cdot \mathbf{X} \mathbf{F}$

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/n79e825adg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	11.1.2 Power-On Reset (POR)	61
	11.1.3 Watchdog Timer Reset	61
	11.2 Reset State	61
12	INTERRUPTS	66
	12.1 Interrupt Sources	
	12.2 Priority Level Structure	
	12.3 Response Time	69
	12.4 Interrupt Inputs	70
13	PROGRAMMABLE TIMERS/COUNTERS	72
	13.1 Timer/Counters 0 & 1	72
	13.1.1 Time-Base Selection	72
	13.1.2 Mode 0	72
	13.1.3 Mode 1	73
	13.1.4 Mode 2	74
	13.1.5 Mode 3	74
14	NVM MEMORY	
15	WATCHDOG TIMER	77
	15.1 WATCHDOG CONTROL	78
	15.2 CLOCK CONTROL of Watchdog	79
16	SERIAL PORT (UART)	80
	16.1 MODE 0	80
	16.2 MODE 1	
	16.3 MODE 2	83
	16.4 MODE 3	
	16.5 Framing Error Detection	85
	16.6 Multiprocessor Communications	85
17	TIME ACCESS PROCTECTION	87
18	KEYBOARD INTERRUPT (KBI)	
19	ANALOG COMPARATORS	91
20	I/O PORT CONFIGURATION	
	20.1 Quasi-Bidirectional Output Configuration	
	20.2 Open Drain Output Configuration	
	20.3 Push-Pull Output Configuration	
	20.4 Input Only Configuration	
21	OSCILLATOR	
	21.1 On-Chip RC Oscillator Option	
	21.2 External Clock Input Option	
	21.3 CPU Clock Rate select	
22	POWER MONITORING FUNCTION	
	22.1 Power On Detect	
	22.2 Brownout Detect	
23	PULSE-WIDTH-MODULATED (PWM) OUTPUTS	

6 FUNCTIONAL DESCRIPTION

The N79E825 series architecture consist of a 4T 8051 core controller surrounded by various registers, **16K/8K/4K/2K** bytes Flash EPROM, **256** bytes of RAM, **256** bytes NVM Data Flash EPROM, three general purpose I/O ports, two timer/counters, one serial port, one I2C serial I/O, 4 channel PWM with 10-bit counter, 4-channel multiplexed with 10-bit ADC analog input, Flash EPROM program by Writer and ICP.

6.1 On-Chip Flash EPROM

The N79E825 series include one **16K/8K/4K/2K** bytes of main Flash EPROM for application program. A Writer or ICP programming board is required to program the Flash EPROM or NVM Data Flash EPROM.

This ICP (In-Circuit Programming) feature makes the job easy and efficient when the application's firmware needs to be updated frequently. In some applications, the in-circuit programming feature makes it possible for the end-user to easily update the system firmware without opening the chassis.

6.2 I/O Ports

The N79E825 series have two 8-bit and one 2-bit port, up to 18 I/O pins using on-chip oscillator & /RST is input only by reset options. All ports can be used as four outputs mode when it may set by PxM1.y and PxM2.y SFR's registers, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as general I/O port as open drain circuit. All ports can be used bi-directional and these are as I/O ports. These ports are not true I/O, but rather are pseudo-I/O ports. This is because these ports have strong pull-downs and weak pull-ups.

6.3 Serial I/O

The N79E825 series have one serial port that is functionally similar to the serial port of the original 8032 family. However the serial port on the N79E825 series can operate in different modes in order to obtain timing similarity as well. The Serial port has the enhanced features of Automatic Address recognition and Frame Error detection.

6.4 Timers

The N79E825 series have two 16-bit timers that are functionally and similar to the timers of the 8052 family. When used as timers, the user has a choice of 12 or 4 clocks per count that emulates the timing of the original 8052.

6.5 Interrupts

The Interrupt structure in the N79E825 series is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased.

6.6 Data Pointers

The data pointers of N79E825 series are same as 8052 that has dual 16-bit Data Pointers (DPTR) by setting DPS bit at AUXR1.0. The figure of dual DPTR is as below diagram.

nuvoTon

PORT 0

P0.7 P0.6 P0.5 P0.4 P0.3 P0.2 P0.1 P0.0	Bit:	7	6	5	4	3	2	1	0
		P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

Mnemonic: P0

Address: 80h

P0.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

BIT	NAME	FUNCTION
7	P0.7	Timer 1 pin or KBI.7 pin of keypad input.
6	P0.6	CMP1 pin of analog comparator or KBI.6 pin of keypad input.
5	P0.5	CMPREF pin of analog comparator or KBI.5 pin of keypad input.
4	P0.4	CIN1A pin of analog comparator or KBI.4 pin of keypad input.
3	P0.3	CIN1B pin of analog comparator or KBI.3 pin of keypad input.
2	P0.2	BRAKE pin of PWM or CIN2A pin of analog comparator or KBI.2 pin of keypad input.
1	P0.1	PWM0 pin or CIN2B pin of analog comparator or KBI.1 pin of keypad input.
0	P0.0	PWM3 pin or CMP2 pin of analog comparator or KBI.0 pin of keypad input.

Note: The initial value of the port is set by CONFIG1.PRHI bit. The default setting for CONFIG1.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG1.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

STACK POINTER

Bit:	7	6	5	4	3	2	1	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
Mnem	onic: SP						Ac	dress: 81h

Mnemonic: SP

BIT	NAME	FUNCTION
7-0	SP.[7:0]	The Stack Pointer stores the Scratch-pad RAM address where the stack begins. In other words it always points to the top of the stack.

DATA POINTER LOW

Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
Mnen	nonic: DPL						A	ddress: 82h

Mnemonic: DPL

BIT	NAME	FUNCTION
7-0	DPL.[7:0]	This is the low byte of the standard 8052 16-bit data pointer.

DATA POINTER HIGH

Bit:	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0

	BIT	NAME				FUNCTI	ON				
	7-0	DIVM.[7:0)] The DIV	/M register	is clock divi	der of uC. R	efer OSCILL	ATOR cha	apter.		
	SERIA	AL PORT C	ONTROL		8	9hr					
	Bit:	7	6	5	4	3	2	1	0		
		SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI		
	Mnem	onic: SCO	Ν				10 3	No.	Address: 98h		
	BIT	NAME				FUNCTIO	N TSS	Pa			
	7	SM0/FE	Serial por determine described bit. This b	t mode sele s whether below. Wh it must be n	ect bit 0 or F this bit act en used as nanually cle	raming Erro s as SM0 FE, this bit ared in softw	or Flag: The s or as FE. 1 will be set t ware to clear	SMOD0 bi The opera o indicate the FE co	t in PCON SFR tion of SM0 is an invalid stop ndition.		
	6	SM1	Serial Por	t mode sele	ect bit 1. See	e table below	V.	3	20%		
	5	SM2	Multiple p communic will not be then RI wi bit control 12 clock o to 1, the s synchrono	rocessors co cation featur a activated i Il not be act s the serial of the oscilla erial clock b ous serial co	ommunication of the received ivated if a v port clock. tor. This giv pecome divide ommunication	on. Setting t and 3. In n ed 9th data alid stop bit If set to 0, t es compatik de by 4 of th n.	his bit to 1 e node 2 or 3, bit (RB8) is was not rece hen the seria bility with the ne oscillator o	nables the if SM2 is s 0. In mode eived. In m al port runs standard t lock. This	multiprocessor set to 1, then RI e 1, if SM2 = 1, ode 0, the SM2 s at a divide by 8052. When set results in faster		
	4	REN	Receive e 0: Disable 1: Enable	nable: serial recer serial recep	otion. otion.						
	3	TB8	This is the software a	This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.							
	2	RB8	In modes stop bit th	In modes 2 and 3 this is the received 9th data bit. In mode 1, if $SM2 = 0$, RB8 is the stop bit that was received. In mode 0 it has no function.							
	1	ті	Transmit i mode 0, transmissi	Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.							
	0	RI	Receive ir mode 0, o reception. only by so	nterrupt flag or halfway However th ftware.	: This flag is through the ne restrictior	s set by har stop bits t as of SM2 a	dware at the ime in the o pply to this b	end of the ther mode it. This bit	e 8th bit time in es during serial can be cleared		
					- 2	4 -					

nuvoTon

	SM0, SM1: Mode Select bits									
MODE	SM0	SM1	DESCRIPTION	LENGTH	BAUD RATE					
0	0	0	Synchronous	8	Tclk divided by 4 or 12					
1	0	1	Asynchronous	10	Variable					
2	1	0	Asynchronous	11	Tclk divided by 32 or 64					
3	1	1	Asynchronous	11	Variable					

SERIAL DATA BUFFER

Bit:	7	6	5	4	3	2	10	0
	SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0

Mnemonic: SBUF

BIT	NAME	FUNCTION
7-0	SBUF.[7:0]	Serial data on the serial port is read from or written to this location. It actually consists of two separate internal 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write access is to the transmit data buffer.

PORT 2

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	P2.1	P2.0

Mnemonic: P2

BITNAMEFUNCTION7-2-Reserved1P2.1XTAL1 clock input pin.0P2.0XTAL2 or CLKOUT pin by alternative.

Note: The initial value of the port is set by CONFIG1.PRHI bit. The default setting for CONFIG1.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG1.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

KEYBOARD INTERRUPT

Bit:	7	6	5	4	3	2	1	0
22	KBI.7	KBI.6	KBI.5	KBI.4	KBI.3	KBI.2	KBI.1	KBI.0

Mnemonic: KBI

Address: A1h

Address: 99h

Address: A0h

BIT	NAME	FUNCTION
7	KBI.7	1: Enable P0.7 as a cause of a Keyboard interrupt.
6	KBI.6	1: Enable P0.6 as a cause of a Keyboard interrupt.
5	KBI.5	1: Enable P0.5 as a cause of a Keyboard interrupt.
4	KBI.4	1: Enable P0.4 as a cause of a Keyboard interrupt.

	EA	EADC	EBO	ES	ET1	EX1	ET0	EX0	
Inem	onic: IE			0	n de		A	ddress: A8	
BIT	NAME				FUNCTION	CTION			
7	EA	Global e	Global enable. Enable/Disable all interrupts.						
6	EADC	Enable A	Enable ADC interrupt.						
5	EBO	Enable E	Brown Out inte	errupt.		Yar	2		
4	ES	Enable S	Serial Port inte	errupt.		no	50		
3	ET1	Enable 1	imer 1 interru	upt.		5	b C	76	
2	EX1	Enable e	external interr	upt 1.			SA	16	
1	ET0	Enable 7	imer 0 interru	upt.			25	0,	
0	EX0	Enable e	external interr	upt 0.			40	20	
SLAV		3						No.	
Bit:	7	6	5	4	3	2	1	0	
	SADDR.7	SADDR.6	SADDR.5	SADDR.4	SADDR.3	SADDR.2	SADDR.1	SADDR.	
Inem	SADDR.7 onic: SADDI	SADDR.6	SADDR.5	SADDR.4	SADDR.3	SADDR.2	SADDR.1	SADDR. ddress: A	
Anem BIT	SADDR.7 onic: SADDI NAME	SADDR.6	SADDR.5	SADDR.4	SADDR.3	N SADDR.2	SADDR.1	SADDR.	
Mnem BIT 7-0 COMF Bit:	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1	SADDR.6 R 0] The S serial CONTRO 6	SADDR shoul port to which L REGISTER	SADDR.4	SADDR.3 FUNCTION ammed to the occessor is consistent	N he given or lesignated.	SADDR.1 A broadcast	SADDR. ddress: As address fo	
Mnem BIT 7-0 COMF Bit:	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1	SADDR.6 R 0] The S serial CONTRO 6 -	SADDR shoul port to which LREGISTER 5 CE1	SADDR.4 d be progra the slave pr 4 CP1	SADDR.3 FUNCTION ammed to the occessor is co 3 CN1	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A	ADDR. ddress: As address fo 0 CMF1 ddress: A	
Mnem BIT 7-0 COMF Bit: Mnem BIT	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1 NAME	SADDR.6 R 0] The S serial CONTRO 6 -	SADDR.5 SADDR shoul port to which L REGISTER 5 CE1	SADDR.4 d be progra the slave pr 4 CP1	SADDR.3 FUNCTIO ammed to th ocessor is c 3 CN1 FUNCTION	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A	SADDR. ddress: As address fo 0 CMF1 ddress: As	
Mnem BIT 7-0 COMF Bit: Mnem BIT 7	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1 NAME -	SADDR.6 R 0] The S serial CONTRO 6 - Reserve	SADDR.5 SADDR shoul port to which L REGISTER 5 CE1	SADDR.4 d be progra the slave pr 4 CP1	SADDR.3 FUNCTION ammed to the ocessor is constructed 3 CN1 FUNCTION	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A	SADDR. ddress: As address fo 0 CMF1 ddress: A	
Mnem BIT 7-0 COMF Bit: Mnem BIT 7 6	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1 NAME -	SADDR.6 R 0] The S serial CONTRO 6 - Reserve Reserve	SADDR shoul port to which L REGISTER 5 CE1 d.	SADDR.4 d be progra the slave pr 4 CP1	SADDR.3 FUNCTION ammed to the ocessor is constructed 3 CN1 FUNCTION	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A	SADDR. ddress: As address fo 0 CMF1 ddress: Af	
Mnem BIT 7-0 Bit: Mnem BIT 7 6	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1 NAME - -	SADDR.6 R 0] The S serial CONTRO 6 - Reserve Reserve Compara	SADDR.5 SADDR shoul port to which L REGISTER 5 CE1 d. d. d. d.	SADDR.4 d be progra the slave pr 4 CP1	SADDR.3 FUNCTION ammed to the ocessor is constructed 3 CN1 FUNCTION	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A	SADDR. ddress: As address fo 0 CMF1 ddress: Ao	
Mnem BIT 7-0 COMF Bit: Mnem BIT 7 6	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - - onic: CMP1 NAME - - - - CE1	SADDR.6 R 0] The S serial CONTRO 6 - Reserve Reserve Compara 0: Disab	SADDR.5 SADDR shoul port to which L REGISTER 5 CE1 d. d. d. d. ator enable: le Comparato	SADDR.4	SADDR.3 FUNCTION ammed to the ocessor is constructed 3 CN1 FUNCTION	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A	SADDR. ddress: As address fo 0 CMF1 ddress: As	
Mnem BIT 7-0 COMF Bit: Mnem BIT 7 6	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1 NAME - - - CE1	SADDR.6 R O] The S serial CONTRO 6 - Reserve Reserve Compara 0: Disab 1: Enabl first s	SADDR.5 ADDR shoul port to which L REGISTER 5 CE1 d. d. d. d. d. d. d. d. d. d.	SADDR.4 d be progra the slave pr 4 CP1 r. or. Compara	SADDR.3 FUNCTION ammed to the ocessor is constructed 3 CN1 FUNCTION Ator output r	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A able 10 us a	ADDR. ddress: As address fo 0 CMF1 ddress: Ac after CE1	
Mnem BIT 7-0 COMF Bit: Mnem BIT 7 6	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1 NAME - - CE1	SADDR.6 R O] The S serial CONTRO 6 - Reserve Reserve Compara 0: Disab 1: Enabl first s Compara	SADDR.5 SADDR shoul port to which L REGISTER 5 CE1 d. d. d. d. d. d. d. d. d. d.	SADDR.4 d be progra the slave pr 4 CP1 r. or. Compara	SADDR.3 FUNCTION CN1 FUNCTION Ator output r	N he given or lesignated. 2 OE1	SADDR.1 A broadcast 1 CO1 A able 10 us a	ADDR. ddress: As address fo 0 CMF1 ddress: Ac after CE1	
Anem BIT 7-0 DOMF Bit: Mnem BIT 7 6 5 4	SADDR.7 onic: SADDI NAME SADDR.[7: PARATOR 1 7 - onic: CMP1 NAME - - CE1	SADDR.6 R O] The S serial CONTRO 6 - Reserve Reserve Compara 0: Disab 1: Enabl first s Compara 0: CIN1/	SADDR.5 SADDR shoul port to which L REGISTER 5 CE1 d. d. d. d. d. d. d. d. d. d.	SADDR.4 d be progra the slave pr 4 CP1 r. or. Compara nput select: as the positiv	SADDR.3 FUNCTION TOTION	N he given or lesignated. 2 OE1 need wait st cor input.	SADDR.1 A broadcast 1 CO1 A able 10 us a	ADDR. ddress: As address fo 0 CMF1 ddress: Ao after CE1	

nuvoTon

	DR1 AA	DR0	SELECTED ANALOG INPUT CHANNEL							
(C	0	AD0 (P0.3)							
(С	1			AD1 (P0.4)				
	1	0			AD2 (P0.5)	K.			
	1	1			AD3 (P0.6)	125			
ADC	CONVERTE	R RESUL	T HIGH REG	SISTER		-47	50.			
Bit:	7	6	5	4	3	2	71 C	0		
	ADC.9	ADC.8	ADC.7	ADC.6	ADC.5	ADC.4	ADC.3	ADC.2		
Mnem	onic: ADCH						NO.	Address: I		
BIT	NAME	FUNCT	ION					22		
7-0	ADC.[9:2]	The AD	C conversior	n result.				No.		
INTER			SISTER 1					Nº.		
Bit:	7	6	5	4	3	2	1	0		
	-	-	EPWM	EWDI	EC2	EC1	EKB	EI2C		
Mnem	onic: EIE							Address: I		
BIT	NAME				FUNCTIO	N				
7	-	Reserv	ed.							
6	-	Reserv	ed.							
5	EPWM	0: Disal 1: Enat	ole PWM Inte ble PWM Inte	errupt when rrupt when e	external bra external brał	ke pin was b ke pin was b	orake. rake.			
4	EWDI	0: Disal 1: Enat	0: Disable Watchdog Timer Interrupt.							
3	EC2	0: Disal 1: Enat	ole Comparat	tor 2 Interru or 2 Interrup	pt. ot.					
2	EC1	0: Disal 1: Enat	ole Comparat	tor 1 Interru or 1 Interrup	pt. ot.					
10	ЕКВ	0: Disal 1: Enat	0: Disable Keypad Interrupt. 1: Enable Keypad Interrupt							
	FIGO	0: Disal	0: Disable I2C Interrupt. 1: Enable I2C Interrupt							

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
DEC R4	1C	1	1	4	12	3
DEC R5	1D	1	1	4	12	3
DEC R6	1E	1	1	4	12	3
DEC R7	1F	1	1	4	12	3
DEC @R0	16	1	1	4	12	3
DEC @R1	17	1	1	4	12	3
DEC direct	15	2	2	8	12	1.5
MUL AB	A4	1	5	20	48	2.4
DIV AB	84	1	5	20	48	2.4
DA A	D4	1	1	4	12	3
ANL A, R0	58	1	1	4	12	3
ANL A, R1	59	1	1	4	12	3
ANL A, R2	5A	1	1	4	12	3
ANL A, R3	5B	1	1	4	12	3
ANL A, R4	5C	1	1	4	12	3
ANL A, R5	5D	1	1	4	12	3
ANL A, R6	5E	1	1	4	12	3
ANL A, R7	5F	1	1	4	12	3
ANL A, @R0	56	1	1	4	12	3
ANL A, @R1	57	1	1	4	12	3
ANL A, direct	55	2	2	8	12	1.5
ANL A, #data	54	2	2	8	12	1.5
ANL direct, A	52	2	2	8	12	1.5
ANL direct, #data	53	3	3	12	24	2
ORL A, R0	48	1	1	4	12	3
ORL A, R1	49	1	1	4	12	3
ORL A, R2	4A	1	1	4	12	3
ORL A, R3	4B	1	1	4	12	3
ORL A, R4	4C	1	1	4	12	3
ORL A, R5	4D	1	1	4	12	3
ORL A, R6	4E	1	1	4	12	3
ORL A, R7	4F	1	1	4	12	3



Figure 11-2: External reset timing diagram



12.2 Priority Level Structure

nuvoTon

The N79E825 series uses a four priority level interrupt structure (highest, high, low and lowest) and supports up to 13 interrupt sources. The interrupt sources can be individually set to either high or low levels. Naturally, a higher priority interrupt cannot be interrupted by a lower priority interrupt. However there exists a pre-defined hierarchy amongst the interrupts themselves. This hierarchy comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level. This hierarchy is defined as table below. This allows great flexibility in controlling and handling many interrupt sources.

PRIORITY BITS				
IPXH	IPX			
0	0	Level 0 (lowest priority)		
0	1	Level 1		
1	0	Level 2		
1	1	Level 3 (highest priority)		

Table 12-2: Four-level interrupt priority

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the IPO, IPOH, IP1, and IP1H registers. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. So, if two requests of different priority levels are received simultaneously, the request of higher priority level is serviced.

If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve simultaneous requests of the same priority level.

SOURCE	FLAG	VECTOR ADDRESS	INTERRUPT ENABLE BITS	INTERRUPT PRIORITY	FLAG CLEARED BY	ARBITRATI ON RANKING	POWER DOWN WAKEUP
External Interrupt 0	IEO	0003H	EX0 (IE0.0)	IP0H.0, IP0.0	Hardware, Follow the inverse of pin	1(highest)	Yes
Brownout Detect	BOF	002BH	EBO (IE.5)	IP0H.5, IP0.5	Software	2	Yes
Watchdog Timer	WDIF	0053H	EWDI (EIE.4)	IP1H.4, IP1.4	Software	3	No
Timer 0 Interrupt	TF0	000BH	ET0 (IE.1)	IP0H.1, IP0.1	Hardware, software	4	No
I2C Interrupt	SI	0033H	EI2C (EIE.0)	IP1H.0, IP1.0	Software	5	No
ADC Converter	ADCI	005BH	EAD (IE.6)	IP0H.6, IP0.6	Hardware	6	Yes ⁽¹⁾

As below Table summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, arbitration ranking, and whether each interrupt may wake up the CPU from Power Down mode.

Continued .

Source	Flag	Vector address	Interrupt Enable Bits	Interrupt Priority	Flag cleared by	Arbitration Ranking	Power Down Wakeup
External Interrupt 1	IE1	0013H	EX1 (IE.2)	IP0H.2, IP0.2	Hardware, Follow the inverse of pin	7	Yes
KBI Interrupt	KBF	003BH	EKB (EIE.1)	IP1H.1, IP1.1	Software	8	Yes
Comparator 1 Interrupt	CMF1	0063H	EC1 (EIE.2)	IP1H.2, IP1.2	Software	9	Yes
Timer 1 Interrupt	TF1	001BH	ET1 (IE.3)	IP0H.3, IP0.3	Hardware, software	10	No
Comparator 2 Interrupt	CMF2	0043H	EC2 (EIE.3)	IP1H.3, IP1.3	Software	11	Yes
Serial Port Tx and Rx	TI & RI	0023H	ES (IE.4)	IP0H.4, IP0.4	Software	12	No
PWM Interrupt	BKF	0073H	EPWM (EIE.5)	IP1H.5, IP1.5	Software	13 (lowest)	No

Note: 1. The ADC Converter can wake up Power Down Mode when its clock source is from internal RC.

Table 12-3: Vector location for Interrupt sources and power down wakeup

12.3 Response Time

The response time for each interrupt source depends on several factors, such as the nature of the

interrupt and the instruction underway. In the case of external interrupts INT0 and INT1, they are sampled at C3 of every machine cycle and then their corresponding interrupt flags IEx will be set or reset. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow has occurred. These flag values are polled only in the next machine cycle. If a request is active and all three conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last machine cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is in service) occurs if the N79E825 series are performing a write to IE, EIE, IPO, IPOH, IP1 or IP1H and then executes a MUL or DIV instruction. From the time an interrupt source is activated, the longest reaction time is 12 machine cycles. This includes 1 machine cycle to detect the interrupt, 2 machine cycles to complete the IE, EIE, IPO, IPOH, IP1 or IP1H access, 5 machine cycles to complete the MUL or DIV instruction and 4 machine cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 machine cycles and not more than 12 machine cycles. The maximum latency of 12 machine cycles is 48 clock cycles. Note that in the standard 8051 the maximum latency is 8 machine cycles which equals 96



machine cycles. This is a 50% reduction in terms of clock periods.

12.4 Interrupt Inputs

The N79E825 series have 13 interrupts source, and two individual interrupt inputs sources, one is for IE0, IE1, BOF, KBF, WDT, ADC, CMF1 and CMF2, and other is IF0, IF1, RI+TI, SI and BKF. Two interrupt inputs are identical to those present on the standard 80C51 microcontroller as show in below figures.

If an external interrupt is enabled when the N79E825 series are put into Power Down or Idle mode, the interrupt will cause the processor to wake up and resume operation.





nuvoton

16 SERIAL PORT (UART)

Serial port in the N79E825 series is a full duplex port. The N79E825 series provide the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial ports are capable of synchronous as well as asynchronous communication. In Synchronous mode the N79E825 series generate the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receiver buffer register. The serial port can operate in four different modes as described below.

16.1 MODE 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided by the N79E825 series whether the device is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is Transmitted/Received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This Baud Rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and the N79E825 series.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of the N79E825 series and the device at the other end of the line. Any instruction that causes a write to SBUF will start the transmission. The shift clock will be activated and data will be shifted out on the RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock periods before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods, and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD then remains low for 6 clock periods, and then goes high again. This ensures that at the receiving end the data on RxD line can either be clocked on the rising edge of the shift clock on TxD or latched when the TxD clock is low.

17 TIME ACCESS PROCTECTION

The N79E825 series have a new feature, like the Watchdog Timer which is a crucial to proper operation of the system. If left unprotected, errant code may write to the Watchdog control bits resulting in incorrect operation and loss of control. In order to prevent this, the N79E825 series have a protection scheme which controls the write access to critical bits. This protection scheme is done using a timed access.

In this method, the bits which are to be protected have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. This write enable window is open for 3 machine cycles if certain conditions are met. After 3 machine cycles, this window automatically closes. The window is opened by writing AAh and immediately 55h to the Timed Access (TA) SFR. This SFR is located at address C7h. The suggested code for opening the timed access window is

ΓA	REG	0C7h
	MOV	TA, #0AAh
	MOV	TA, #055h

;Define new register TA, located at 0C7h

When the software writes AAh to the TA SFR, a counter is started. This counter waits for 3 machine cycles looking for a write of 55h to TA. If the second write (55h) occurs within 3 machine cycles of the first write (AAh), then the timed access window is opened. It remains open for 3 machine cycles, during which the user may write to the protected bits. Once the window closes the procedure must be repeated to access the other protected bits.

Examples of Timed Assessing are shown below.

Example 1: Valid access				
	MOV	TA, #0AAh	;3 M/C	Note: M/C = Machine Cycles
	MOV	TA, #055h	;3 M/C	
	MOV	WDCON, #00h	;3 M/C	
Example 2: Valid access				
	MOV	TA, #0AAh	;3 M/C	
	MOV	TA, #055h	;3 M/C	
	NOP		;1 M/C	
	SETB	EWRST	;2 M/C	
	Example 3: Valid acc	cess		
	MOV	TA, #0AAh	;3 M/C	
	MOV	TA, #055h	;3 M/C	
	ORL	WDCON, #00000010B	;3M/C	
	Example 4: Invalid a			
	MOV	TA, #0AAh	;3 M/C	
	MOV	TA, #055h	;3 M/C	
	NOP		;1 M/C	
	NOP		;1 M/C	

Publication Release Date: Aug 05, 2010 Revision A02

18 KEYBOARD INTERRUPT (KBI)

The N79E825 series are provided 8 keyboard interrupt function to detect keypad status which key is acted, and allow a single interrupt to be generated when any key is pressed on a keyboard or keypad connected to specific pins of the N79E825 series, as shown below Figure. This interrupt may be used to wake up the CPU from Idle or Power Down modes, after chip is in Power Down or Idle Mode.

Keyboard function is supported through by Port 0. It can allow any or all pins of Port 0 to be enabled to cause this interrupt. Port pins are enabled by the setting of bits of KBI0 ~ KBI7 in the KBI register, as shown below Figure. The Keyboard Interrupt Flag (KBF) in the AUXR1 register is set when any enabled pin is pulled low while the KBI interrupt function is active, and the low pulse must be more than 1 machine cycle, an interrupt will be generated if it has been enabled. The KBF bit set by hardware and must be cleared by software. In order to determine which key was pressed, the KBI will allow the interrupt service routine to poll port 0.





Figure 23-2: PWM Brake Function

25.2.3 The Control Register, I2CON

The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by hardware: the SI bit is set when the I2C hardware requests a serial interrupt, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS = "0".

- ENSI Set to enable I2C serial function block. When ENS=1 the I2C serial function enables. The port latches of SDA1 and SCL1 must be set to logic high.
- STA I2C START Flag. Setting STA to logic 1 to enter master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free.
- STO I2C STOP Flag. In master mode, setting STO to transmit a STOP condition to bus then I2C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically. In a slave mode, setting STO resets I2C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
- SI I2C Port 1 Interrupt Flag. When a new SIO state is present in the S1STA register, the SI flag is set by hardware, and if the EA and EI2C bits are both set, the I2C1 interrupt is requested. SI must be cleared by software.
- AA Assert Acknowledge control bit. When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.

25.2.4 The Status Register, I2STATUS

I2STATUS is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are 23 possible status codes. When I2STATUS contains F8H, no serial interrupt is requested. All other I2STATUS values correspond to defined SIO states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2STATUS one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software.

25.2.5 The I2C Clock Baud Rate Bits, I2CLK

The data baud rate of I2C is determines by I2CLK register when SIO is in a master mode. It is not important when SIO is in a slave mode. In the slave modes, SIO will automatically synchronize with any clock frequency up to 400 KHz from master I2C device.

The data baud rate of I2C setting is Data Baud Rate of I2C = Fcpu / (I2CLK+1). The Fcpu=Fosc/4. If Fosc = 16MHz, the I2CLK = 40(28H), so data baud rate of I2C = 16MHz/(4X (40 + 1)) =97.56Kbits/sec. The block diagram is as below figure.

Publication Release Date: Aug 05, 2010 Revision A02

nuvoTon



- 110 -

BIT 7	BIT 6	FUNCTION DESCRIPTION	
1	1	Both security of 16KB/8KB/4KB/2KB program code and 256 Bytes data area are unlocked. They can be erased, programmed or read by Writer or ICP.	
0	1	The 16KB/8KB/4KB/2KB program code area is locked. It can't be read by Writer or ICP.	
1	0	Don't support (Invalid).	
0	0	Both security of 16KB/8KB/4KB/2KB program code and 256 Bytes data area are locked. They can't be read by Writer or ICP.	



nuvoTon

29.3 20-pin DIP



Figure 29-2: 20L PDIP 300mil