



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/n79e825arg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

7 MEMORY ORGANIZATION

The N79E825 series separate the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.

7.1 Program Memory (on-chip Flash)

The Program Memory on the N79E825 series can be up to **16K/8K/4K/2K** bytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

7.2 Data Memory

The NVM Data Memory of Flash EPROM on the N79E825 series can be up to **256** bytes long. The N79E825 series read the content of data memory by using "MOVC A, @A+DPTR". To write data is by NVMADDR, NVMDAT and NVMCON SFR's registers.



Figure 7-1: N79E825/824/823/822 Memory Map

7.4 Working Registers

nuvoTon

There are four sets of working registers, each consisting of eight 8-bit registers. These are termed as Banks 0, 1, 2, and 3. Individual registers within these banks can be directly accessed by separate instructions. These individual registers are named as R0, R1, R2, R3, R4, R5, R6 and R7. However, at one time the N79E825 series can work with only one particular bank. The bank selection is done by setting RS1-RS0 bits in the PSW. The R0 and R1 registers are used to store the address for indirect accessing.

7.5 Bit addressable Locations

The Scratch-pad RAM area from location 20h to 2Fh is byte as well as bit addressable. This means that a bit in this area can be individually addressed. In addition some of the SFRs are also bit addressable. The instruction decoder is able to distinguish a bit access from a byte access by the type of the instruction itself. In the SFR area, any existing SFR whose address ends in a 0 or 8 is bit addressable.

7.6 Stack

The scratch-pad RAM can be used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a jump, call or interrupt is invoked the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07h at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.



nuvoTon

PORT 0

P0.7 P0.6 P0.5 P0.4 P0.3 P0.2 P0.1 P0.0	Bit:	7	6	5	4	3	2	1	0
		P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

Mnemonic: P0

Address: 80h

P0.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

BIT	NAME	FUNCTION
7	P0.7	Timer 1 pin or KBI.7 pin of keypad input.
6	P0.6	CMP1 pin of analog comparator or KBI.6 pin of keypad input.
5	P0.5	CMPREF pin of analog comparator or KBI.5 pin of keypad input.
4	P0.4	CIN1A pin of analog comparator or KBI.4 pin of keypad input.
3	P0.3	CIN1B pin of analog comparator or KBI.3 pin of keypad input.
2	P0.2	BRAKE pin of PWM or CIN2A pin of analog comparator or KBI.2 pin of keypad input.
1	P0.1	PWM0 pin or CIN2B pin of analog comparator or KBI.1 pin of keypad input.
0	P0.0	PWM3 pin or CMP2 pin of analog comparator or KBI.0 pin of keypad input.

Note: The initial value of the port is set by CONFIG1.PRHI bit. The default setting for CONFIG1.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG1.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

STACK POINTER

Bit:	7	6	5	4	3	2	1	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
Mnem	onic: SP						Ac	dress: 81h

Mnemonic: SP

BIT	NAME	FUNCTION
7-0	SP.[7:0]	The Stack Pointer stores the Scratch-pad RAM address where the stack begins. In other words it always points to the top of the stack.

DATA POINTER LOW

Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
Mnen	nonic: DPL						A	ddress: 82h

Mnemonic: DPL

BIT	NAME	FUNCTION
7-0	DPL.[7:0]	This is the low byte of the standard 8052 16-bit data pointer.

DATA POINTER HIGH

Bit:	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0

	I2ADDR.7	I2AD	DR.6	I2ADDR.5	I2ADDR.4	I2ADDR.3	I2ADDR.2	I2ADDR.1	GC
Mnem	onic: I2ADD	R				VAN V	1	A	ddre
BIT	NAM	E				FUNCTIO	ON		
			I2C /	Address reg	ister:	X	ar a		
7~1	I2ADDF	R.[7:1]	The SFR In th MCU mato	8051 uC ca . The conter e slave moo l's own addr ched.	an read from nt of this reg de, the seve ress. The I2	m and write gister is irrel n most sign C hardware	e to this 8-b evant when ificant bits n will react if	it, directly a I2C is in ma nust be load either of the	addre aster ded v e ado
			Gene	eral Call Fur	nction.			"Lon"	1
0	GC		0: Di 1: Er	sable Gener nable Gener	ral Call Fund al Call Fund	ction. tion.			
	DDRESS								7
Bit: 7	7	6		5	4	3	2	1	0
1	VMADDR.7		DR.6	- NVMADDR.51	NVMADDR.4	NVMADDR.3	NVMADDR.2	NVMADDR.1	NVN
Vnem									
Mnem	onic: NVMA	DDR						А	ddre
Mnem BIT	onic: NVMA	DDR				FUNCTION	ON	A	ddre
Mnem BIT	onic: NVMA NAME	DDR	The	NVM addre	ess:	FUNCTI	ON	A	ddre
Mnem BIT 7~0	onic: NVMA NAME	DDR .[7:0]	The The code	NVM addre register ind e memory s	ess: licates NVM pace.	FUNCTIO	ON bry of low by	A /te address	ddre on C
Mnem BIT 7~0	onic: NVMA NAME NVMADDI	DDR : R.[7:0]	The The code	NVM addre register ind e memory sj	ess: licates NVM pace.	FUNCTIO data memo	ON bry of low by	A /te address	ddre on C
Mnem BIT 7~0 TIMEC Bit:	onic: NVMA NAME NVMADDF ACCESS	DDR 	The The code	NVM addre register ind e memory sj 5	ess: licates NVM pace. 4	FUNCTIO data memo	ON ory of low by	A vte address	ddre on C
Mnem BIT 7~0 TIMEI Bit:	onic: NVMA NAME NVMADDF ACCESS 7 TA.7	DDR .[7:0] 6 TA.6	The The code	NVM addre register ind e memory sj 5 TA.5	ess: licates NVM pace. 4 TA.4	FUNCTION data memoral 3 TA.3	ON ory of low by 2 TA.2	A /te address	on C
Mnem BIT 7~0 TIMEI Bit: Mnem	onic: NVMA NAME NVMADDF ACCESS 7 TA.7 onic: TA	DDR R.[7:0] 6 TA.6	The The code	NVM addre register ind e memory sj 5 TA.5	ess: licates NVM pace. 4 TA.4	FUNCTION data memory 3 TA.3	ON ory of low by 2 TA.2	A /te address	on C
Vnem BIT 7~0 TIMEI Bit: Vnem BIT	onic: NVMA NAME NVMADDF ACCESS 7 TA.7 onic: TA NAME	DDR R.[7:0] 6 TA.6	The The code	NVM addre register ind e memory sj 5 TA.5	ess: licates NVM pace. 4 TA.4	FUNCTION	ON bry of low by 2 TA.2	A vte address 1 TA.1 A	on C
Mnem BIT 7~0 TIMEI Bit: Mnem BIT	onic: NVMA NAME NVMADDF ACCESS 7 TA.7 onic: TA NAME	DDR 	Timeo	NVM addre register ind e memory sj 5 TA.5	ess: licates NVM pace. 4 TA.4	FUNCTION	ON ory of low by 2 TA.2	A /te address 1 TA.1 A	on C
Vnem BIT 7~0 TIMEI Bit: Vnem BIT 7-0	onic: NVMA NAME NVMADDF ACCESS 7 TA.7 onic: TA NAME TA.[7:0]	CDDR R.[7:0] 6 TA.6 The prote follo for th	Timeo Timeo Timeo Timeo tected wed b	NVM addre register ind e memory sj 5 TA.5 d Access reg d Access reg bits, the use y a write of nachine cycl	ess: licates NVM pace. 4 TA.4 gister: egister cont er must first 55H to TA. es, during w	FUNCTION 3 TA.3 FUNCTION crols the acc write AAH to Now a wind thich the use	ON pry of low by 2 TA.2 cess to pro b the TA. Th dow is open er can write	A te address TA.1 A tected bits. is must be i ed in the pro- to these bits	0 O O O O O O O O O O O O O O O O O O O
Vinem BIT 7~0 TIMEI Bit: Vinem BIT 7-0	onic: NVMA NAME NVMADDF ACCESS 7 TA.7 onic: TA NAME TA.[7:0]	CDDR R.[7:0] 6 TA.6 The prote follor for th	Timeo Timeo Timeo Timeo Timeo Timeo Timeo Timeo Timeo Timeo Timeo Timeo	NVM addre register ind e memory sj 5 TA.5 d Access reg d Access reg bits, the use by a write of nachine cycl	ess: licates NVM pace. 4 TA.4 gister: egister cont er must first 55H to TA. es, during w	FUNCTION data memor 3 TA.3 FUNCTION crols the act write AAH to Now a wind thich the use	ON pry of low by 2 TA.2 Cess to pro b the TA. The dow is open er can write	A te address 1 TA.1 A tected bits. is must be i ed in the pro- to these bits	ddrea on O TA ddrea To mme otect
Vnem BIT 7~0 TIMEI Bit: Vnem BIT 7-0 NVM (Bit:	onic: NVMA NAME NVMADDF ACCESS 7 TA.7 onic: TA NAME TA.[7:0]	DDR R.[7:0] 6 TA.6 The prote follo for th 6	Timeo Timeo Timeo Time ected wed b nree n	NVM addre register ind e memory sj 5 TA.5 d Access reg d Access reg d Access reg bits, the use y a write of nachine cycl	ess: licates NVM pace. 4 TA.4 gister: egister cont er must first 55H to TA. es, during w	FUNCTION data memor 3 TA.3 FUNCTION crols the acc write AAH to Now a wind thich the use	ON pry of low by 2 TA.2 cess to pro 5 the TA. Th dow is open er can write	A te address 1 TA.1 A tected bits. is must be i ed in the pri- to these bits 1	ddrea on O TA ddrea To f mme otect
Vnem BIT 7~0 TIMEI Bit: Vnem BIT 7-0 NVM (Bit:	onic: NVMA NAME NVMADDF ACCESS 7 TA.7 onic: TA NAME TA.[7:0]	CDR R.[7:0] 6 TA.6 The prote follo for th 6 EWR	Timeo Timeo Timeo Timeo tected wed b nree n	NVM addre register ind e memory sj 5 TA.5 d Access reg d Access reg d Access reg bits, the use y a write of hachine cycl 5	ess: licates NVM pace. 4 TA.4 gister: egister cont er must first 55H to TA. es, during w 4 -	FUNCTION 3 TA.3 FUNCTION crois the acc write AAH to Now a wind thich the use 3 -	ON pry of low by 2 TA.2 cess to pro b the TA. Th dow is open er can write 2 2 -	A te address 1 TA.1 A tected bits. is must be i ed in the pro- to these bits 1 -	0 0 TA ddre To mme otect

nuvoTon

BIT	NAME	FUNCTION
7	PWMRUN	0: The PWM is not running.
		1: The PWM counter is running.
		0: The registers value of PWMP and PWMn are never loaded to counter and Comparator registers.
6	Load	1: The PWMP and PWMn registers load value to counter and compare registers at the counter underflow. This bit is auto cleared by hardware at next clock cycle.
F		0: The 10-bit counter down count is not underflow.
Э	CF	1: The 10-bit counter down count is underflow. This bit is Software clear.
4	CLRPWM	1: Clear 10-bit PWM counter to 000H. This bit is auto cleared by hardware.
c		0: PWM3 out is non-inverted.
3	PVVIVIJI	1: PWM3 output is inverted.
2		0: PWM2 out is non-inverted.
2	PVVIVIZI	1: PWM2 output is inverted.
4		0: PWM1 out is non-inverted.
I	PVVIVITI	1: PWM1 output is inverted.
0		0: PWM0 out is non-inverted.
U		1: PWM0 output is inverted.
PWM2	2 LOW BITS	REGISTER

BIt:	7	6	5	4	3	2	1	0
	PWM2.7	PWM2.6	PWM2.5	PWM2.4	PWM2.3	PWM2.2	PWM2.1	PWM2.0
Mnem	onic: PWM2	L					A	ddress: D
BIT	NAME				FUNCTION	1		
7~0	PWM2.[7:0)] PWM 2 L	.ow Bits Re	gister.				
PWM:	B LOW BITS	REGISTER	R					
Bit:	7	6	5	4	3	2	1	0
	PWM3.7	PWM3.6	PWM3.5	PWM3.4	PWM3.3	PWM3.2	PWM3.1	PWM3
Mnem	onic: PWM3	L					A	ddress: I
BIT	NAME				FUNCTION	l		
	1100	A						
7~0	PWM3.[7:0)] PWM 3 L	-ow Bits Reg	gister.				
7~0 PWM	PWM3.[7:0		2	gister.				
7~0 PWM Bit:	PWM3.[7:0 CONTROL I	REGISTER	2 5	4	3	2	1	0

Publication Release Date: Aug 05, 2010 Revision A02





11 RESET CONDITIONS

The user has several hardware related options for placing the N79E825 series into reset condition. In general, most register bits go to their reset value irrespective of the reset condition, but there are a few flags whose state depends on the source of reset. The user can use these flags to determine the cause of reset using software.

11.1 Sources of reset

11.1.1 External Reset

The device samples the /RST pin every machine cycle during state C4. The /RST pin must be held low for at least two machine cycles before the reset circuitry applies an internal reset signal. Thus, this reset is a synchronous operation and requires the clock to be running.

The device remains in the reset state as long as /RST is low and remains low up to two machine cycles after /RST is deactivated. Then, the device begins program execution at 0000h. There are no flags associated with the external reset, but, since the other two reset sources do have flags, the external reset is the cause if those flags are clear.

11.1.2 Power-On Reset (POR)

The software must clear the POR flag after reading it. Otherwise it will not be possible to correctly determine future reset sources. If the power fails, then the device will once again go into reset state. When the power returns to the proper operating levels, the device will again perform a power on reset delay and set the POR flag.

11.1.3 Watchdog Timer Reset

The Watchdog Timer is a free-running timer with programmable time-out intervals. The program must clear the Watchdog Timer before the time-out interval is reached to restart the count. If the time-out interval is reached, an interrupt flag is set. 512 clocks later, if the Watchdog Reset is enabled and the Watchdog Timer has not been cleared, the Watchdog Timer generates a reset. The reset condition is maintained by the hardware for two machine cycles, and the WTRF bit in WDCON is set. Afterwards, the device begins program execution at 0000h.

11.2 Reset State

When the device is reset, most registers return to their initial state. The Watchdog Timer is disabled if the reset source was a power-on reset. The port registers are set to FFh, which puts most of the port pins in a high state. The Program Counter is set to 0000h, and the stack pointer is reset to 07h. After this, the device remains in the reset state as long as the reset conditions are satisfied.

Reset does not affect the on-chip RAM, however, so RAM is preserved as long as VDD remains above approximately 2 V, the minimum operating voltage for the RAM. If VDD falls below 2 V, the RAM contents are also lost. In either case, the stack pointer is always reset, so the stack contents are lost.



Figure 13-1: Timer/Counters 0 & 1 in Mode 0

13.1.3 Mode 1

Mode 1 is similar to Mode 0 except that the counting register forms a 16-bit counter, rather than a 13bit counter. This means that all the bits of THx and TLx are used. Roll-over occurs when the timer moves from a count of FFFFh to 0000h. The timer overflow flag TFx of the relevant timer is set and if enabled an interrupt will occur. The selection of the time-base in the timer mode is similar to that in Mode 0. The gate function operates similarly to that in Mode 0.





Figure 13-4: Timer/Counter Mode 3



Publication Release Date: Aug 05, 2010 Revision A02

nuvoton

16 SERIAL PORT (UART)

Serial port in the N79E825 series is a full duplex port. The N79E825 series provide the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial ports are capable of synchronous as well as asynchronous communication. In Synchronous mode the N79E825 series generate the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receiver buffer register. The serial port can operate in four different modes as described below.

16.1 MODE 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided by the N79E825 series whether the device is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is Transmitted/Received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This Baud Rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and the N79E825 series.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of the N79E825 series and the device at the other end of the line. Any instruction that causes a write to SBUF will start the transmission. The shift clock will be activated and data will be shifted out on the RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock periods before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods, and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD then remains low for 6 clock periods, and then goes high again. This ensures that at the receiving end the data on RxD line can either be clocked on the rising edge of the shift clock on TxD or latched when the TxD clock is low.

nuvoton

16.3 MODE 2

This mode uses a total of 11 bits in asynchronous full-duplex communication. The functional description is shown in the figure below. The frame consists of one start bit (0), 8 data bits (LSB first), a programmable 9th bit (TB8) and a stop bit (0). The 9th bit received is put into RB8. The baud rate is programmable to 1/32 or 1/64 of the oscillator frequency, which is determined by the SMOD bit in PCON SFR. Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of the divide-by-16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide-by-16 counter. Thus the transmission is synchronized to the divide-by-16 counter, and not directly to the write to SBUF signal. After all 9 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 11th rollover of the divide-by-16 counter after a write to SBUF. Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line, sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide- by-16 counter is immediately reset. This helps to align the bit boundaries with the rollovers of the divide-by-16 counter. The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three bases. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port.



Figure 16-3: Serial Port Mode 2

nuvoTon

SM0	SM1	MODE	TYPE	BAUD CLOCK	FRAME SIZE	START BIT	STOP BIT	9TH BIT FUNCTION
0	0	0	Synch.	4 or 12 TCLKS	8 bits	No	No	None
0	1	1	Asynch.	Timer 1	10 bits	1	1	None
1	0	2	Asynch.	32 or 64 TCLKS	11 bits	1	1	0, 1
1	1	3	Asynch.	Timer 1	11 bits	1	1	0, 1

Table 16-5: Serial Port Mode Summary Table

16.5 Framing Error Detection

A Frame Error occurs when a valid stop bit is not detected. This could indicate incorrect serial data communication. Typically the frame error is due to noise and contention on the serial communication line. The N79E825 series have the facility to detect such framing errors and set a flag which can be checked by software.

The Frame Error FE bit is located in SCON.7. This bit is normally used as SM0 in the standard 8051 family. However, in the N79E825 series it serves a dual function and is called SM0/FE. There are actually two separate flags, one for SM0 and the other for FE. The flag that is actually accessed as SCON.7 is determined by SMOD0 (PCON.6) bit. When SMOD0 is set to 1, then the FE flag is indicated in SM0/FE. When SMOD0 is set to 0, then the SM0 flag is indicated in SM0/FE.

The FE bit is set to 1 by hardware but must be cleared by software. Note that SMOD0 must be 1 while reading or writing to FE. If FE is set, then any following frames received without any error will not clear the FE flag. The clearing has to be done by software.

16.6 Multiprocessor Communications

Multiprocessor communications makes use of the 9th data bit in modes 2 and 3. In the N79E825 series, the RI flag is set only if the received byte corresponds to the Given or Broadcast address. This hardware feature eliminates the software overhead required in checking every received address, and greatly simplifies the software programmer task.

In the multiprocessor communication mode, the address bytes are distinguished from the data bytes by transmitting the address with the 9th bit set high. When the master processor wants to transmit a block of data to one of the slaves, it first sends out the address of the targeted slave (or slaves). All the slave processors should have their SM2 bit set high when waiting for an address byte. This ensures that they will be interrupted only by the reception of an address byte. The Automatic address recognition feature ensures that only the addressed slave will be interrupted. The address comparison is done in hardware not software.

The addressed slave clears the SM2 bit, thereby clearing the way to receive data bytes. With SM2 = 0, the slave will be interrupted on the reception of every single complete frame of data. The unaddressed slaves will be unaffected, as they will be still waiting for their address. In Mode 1, the 9th bit is the stop bit, which is 1 in case of a valid frame. If SM2 is 1, then RI is set only if a valid frame is received and the received byte matches the Given or Broadcast address.

19 ANALOG COMPARATORS

The N79E825 series are provided two Comparators. Input and output options allow use of the comparators in a number of different Configurations. The Comparator output is a logical one when its positive input is greater than its negative input, otherwise the output is a zero. Each Comparator can be configured to cause to an interrupt when the output value change. The block diagram is as below.

Each Comparator has a control register (CMP1 and CMP2), Both Inputs are CINnA, CINnB, CMPREF and internal reference voltage, and outputs are CMP1 and CMP2 by setting OEn bit. After enable Comparators the Comparator need waited stable time to guarantee Comparator output. If programmer used internal reference voltage, it will be set OEn bit to "1". The value of internal reference voltage (Vref) is 1.19V +/- 10%.



The "weak" pull-up is turned on when the input port pin is logic "1" level or itself is logic "1", and it provides the most source current for a quasi-bidirectional pin that output is "1" or port latch is logic "0".

The "very weak" pull-up is turned on when the port latch is logic "1". If port latch is logic "0", it will be turned off. The very weak pull-up is support a very small current that will pull the pin high if it is left floating. And the quasi-bidirectional port configuration is shown as below figure.

If port pin is low, it can drives large sink current for output, and it is similar with push-pull and open drain on sink current output.



Figure 20-2: Quasi-Bidirectional Output

20.2 Open Drain Output Configuration

To configure this mode is turned off all pull-ups. If used similar as a logic output, the port must has an external pull-up resister. The open drain port configuration is shown as below.



24 ANALOG-TO-DIGITAL CONVERTER

The ADC contains a DAC which converts the contents of a successive approximation register to a voltage (VDAC) which is compared to the analog input voltage (Vin). The output of the comparator is fed to the successive approximation control logic which controls the successive approximation register. A conversion is initiated by setting ADCS in the ADCCON register. There are two triggering methods by ADC to start conversion, either by purely software start or external pin STADC triggering. The software start mode is used to trigger ADC conversion regardless of ADCCON.5 (ADCEX) bit is set or cleared. A conversion will start simply by setting the ADCCON.3 (ADCS) bit. As for the external STADC pin triggering mode, ADCCON.5 (ADCEX) bit has to be set and a rise edge pulse has to apply to STADC pin to trigger the ADC conversion. For the rising edge triggering method, a minimum of at least 2 machine cycles symmetrical pulse is required.

The low-to-high transition of STADC is recognized at the end of a machine cycle, and the conversion commences at the beginning of the next cycle. When a conversion is initiated by software, the conversion starts at the beginning of the machine cycle which follows the instruction that sets ADCS. ADCS is actually implemented with tpw flip-flops: a command flip-flop which is affected by set operations, and a status flag which is accessed during read operations.

The next two machine cycles are used to initiate the converter. At the end of the first cycle, the ADCS status flag is set end a value of "1" will be returned if the ADCS flag is read while the conversion is in progress. Sampling of the analog input commences at the end of the second cycle.

During the next eight machine cycles, the voltage at the previously selected pin of one of analog input pin is sampled, and this input voltage should be stable in order to obtain a useful sample. In any event, the input voltage slew rate must be less than 10V/ms in order to prevent an undefined result.

The successive approximation control logic first sets the most significant bit and clears all other bits in the successive approximation register (10 0000 0000b). The output of the DAC (50% full scale) is compared to the input voltage Vin. If the input voltage is greater than VDAC, then the bit remains set; otherwise if is cleared.

The successive approximation control logic now sets the next most significant bit (11 0000 0000b or 01 0000 0000b, depending on the previous result), and the VDAC is compared to Vin again. If the input voltage is greater then VDAC, then the bit remains set; otherwise it is cleared. This process is repeated until all ten bits have been tested, at which stage the result of the conversion is held in the successive approximation register. The conversion takes four machine cycles per bit.

The end of the 10-bit conversion is flagged by control bit ADCCON.4 (ADCI). The upper 8 bits of the result are held in special function register ADCH, and the two remaining bits are held in ADCCON.7 (ADC.1) and ADCCON.6 (ADC.0). The user may ignore the two least significant bits in ADCCON and use the ADC as an 8-bit converter (8 upper bits in ADCH). In any event, the total actual conversion time is 52 machine cycles. ADCI will be set and the ADCS status flag will be reset 52 cycles after the ADCS is set. Control bits ADCCON.0 and ADCCON.1 are used to control an analog multiplexer which selects one of 4 analog channels. An ADC conversion in progress is unaffected by an external or software ADC start. The result of a completed conversion remains unaffected provided ADCI = logic 1; a new ADC conversion already in progress is aborted when the idle or power down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode.



24.1 ADC Resolution and Analog Supply:

The ADC circuit has its own supply pins (AVDD and AVSS) and one pins (Vref+) connected to each end of the DAC's resistance-ladder that the AVDD and Vref+ are connected to VDD and AVSS is connected to VSS. The ladder has 1023 equally spaced taps, separated by a resistance of "R". The first tap is located 0.5×R above AVSS, and the last tap is located 0.5×R below Vref+. This gives a total ladder resistance of 1024×R. This structure ensures that the DAC is monotonic and results in a symmetrical quantization error.

For input voltages between VSS and [(Vref+) + $\frac{1}{2}$ LSB], the 10-bit result of an A/D conversion will be 000000000B = 000H. For input voltages between [(Vref+) - $\frac{3}{2}$ LSB] and Vref+, the result of a conversion will be 111111111B = 3FFH. Vref+ and AVSS may be between AVDD + 0.2V and VSS - 0.2 V. Vref+ should be positive with respect to VSS, and the input voltage (Vin) should be between Vref+ and VSS.

The result can always be calculated from the following formula:



nuvoTon



nuvoTon

Continued

BIT	NAME	FUNCTION			
3	-	Reserved.			
2	-	Reserved.			
1	Fosc1	CPU Oscillator Type Select bit 1			
0	Fosc0	CPU Oscillator Type Select bit 0			

Oscillator Configuration bits:

FOSC1	FOSC0	OSC SOURCE
0	0	4MHz ~ 20MHz crystal
0	1	Internal RC Oscillator
1	0	Reserved
1	1	External Oscillator in XTAL1

27.2 CONFIG2



C7: 16K/8K/4K/2K Flash EPROM Lock bit

This bit is used to protect the customer's program code. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the Flash EPROM data and CONFIG Registers can not be accessed again.

C6: 256 byte Data Flash EPROM Lock bit

This bit is used to protect the customer's data code. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the data Flash EPROM and CONFIG Registers can not be accessed again.

nuvoTon

29.2 20-pin SOP



Control demensions are	in	milmeters	
------------------------	----	-----------	--

	DIMENSION IN MM		DIMENSION IN INCH	
SYMBOL	MIN.	MAX.	MIN.	MAX.
А	2.35	2.65	0.093	0.104
A1	0.10	0.30	0.004	0.012
b	0.33	0.51	0.013	0.020
С	0.23	0.32	0.009	0.013
E	7.40	7.60	0.291	0.299
D	12.60	13.00	0.496	0.512
e	1.27 BSC		0.050 BSC	
Н _Е	10.00	10.65	0.394	0.419
У		0.10		0.004
L	0.40	1.27	0.016	0.050
θ	0	8	0	8



30 REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Dec. 03, 2009	-	Initial Issued
A2	Aug. 05, 2010	Page 124	Modify SSOP20 Package.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.