



#### What is "Embedded - Microcontrollers"?



"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	33-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/mini51zde

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.4.4	Module Clock Source Selection	33
6.4.5	Power-down Mode Clock	
6.4.6	Frequency Divider Output	34
6.5	Analog Comparator (ACMP)	
6.5.1	Overview	
6.5.2	Features	36
6.6	Analog-to-Digital Converter (ADC)	37
6.6.1	Overview	
6.6.2	Features	37
6.7	Flash Memory Controller (FMC)	38
6.7.1	Overview	38
6.7.2	Features	38
6.8	General Purpose I/O (GPIO)	39
6.8.1	Overview	
6.8.2	Features	39
6.9	I2C Serial Interface Controller (I2C)	40
6.9.1	Overview	40
6.9.2	Features	40
6.10	Enhanced PWM Generator	41
6.10.1	Overview	41
6.10.2	Features	41
6.11	Serial Peripheral Interface (SPI)	43
6.11.1	Overview	43
6.11.2	Features	43
6.12	Timer Controller (TMR)	44
6.12.1	Overview	44
6.12.2	Features	44
6.13	UART Controller (UART)	45
6.13.1	Overview	45
6.13.2	Features	45
6.14	Watchdog Timer (WDT)	46
6.14.1	Overview	46
6.14.2	Features	46
7 AR	M® Cortex™-M0 core	47
7.1	Overview	47

#### **LIST OF TABLES**

Table 4.1-1 List of Abbreviations	12
Table 4.2-1NuMicro Mini51™ Series Product Selection Guide	14
Table 6.1-1 Address Space Assignments for On-Chip Modules	23
Table 6.2-1 Exception Model	25
Table 6.2-2 System Interrupt Map Vector Table	26
Table 6.2-3 Vector Table Format	26
Table 6.3-1 Memory Mapping Table	30
Table 6.4-1 Peripheral Clock Source Selection Table	34

#### 2 FEATURES

- Core
  - ARM<sup>®</sup> Cortex<sup>TM</sup>-M0 core running up to 24 MHz
  - One 24-bit system timer
  - Supports Low Power Sleep mode
  - A single-cycle 32-bit hardware multiplier
  - NVIC for the 32 interrupt inputs, each with 4-level of priority
  - Supports Serial Wire Debug (SWD) interface and two watch points/four breakpoints
- Built-in LDO for wide operating voltage ranged: 2.5 V to 5.5 V
- Memory
  - 4 KB/ 8 KB/ 16 KB Flash memory for program memory (APROM)
  - Configurable Flash memory for data memory (Data Flash)
  - 2 KB Flash for loader (LDROM)
  - 2 KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
  - Programmable system clock source
    - Switch clock sources on-the-fly
  - 4 ~ 24 MHz external crystal input (HXT)
  - 32.768 kHz external crystal input (LXT) for Power-down wake-up and system operation clock
  - 22.1184 MHz internal oscillator (HIRC) (1% accuracy at 25°C, 5V)
    - ◆ Dynamically calibrating the HIRC OSC to 22.1184 MHz ±1% from -40°C to 105°C by external 32.768K crystal oscillator (LXT)
  - 10 kHz internal low-power oscillator (LIRC) for Watchdog Timer and Powerdown wake-up
- I/O Port
  - Up to 30 general-purpose I/O (GPIO) pins for LQFP-48 package
  - Four I/O modes:
    - Input-only with high impendence
    - Push-pull output
    - Open-drain output
    - ◆ Quasi-bidirectional
  - TTL/Schmitt trigger input selectable
  - I/O pin can be configured as interrupt source with edge/level setting
  - Supports high driver and high sink I/O mode
  - Configurable default I/O mode of all pins after POR
- Timer

### **NuMicro MINI51**<sup>™</sup> **DE Series Datasheet**



- Supports Brown-out interrupt and reset option
- 96-bit unique ID
- LVR (Low Voltage Reset)
  - Threshold voltage level: 2.0V
- Operating Temperature: -40°C ~105°C
- Reliability: EFT > ± 4KV, ESD HBM pass 4KV
- Packages:
  - Green package (RoHS)
  - 48-pin LQFP (7x7), 33-pin QFN (5x5), 33-pin QFN (4x4), 20-pin TSSOP

#### 4 PARTS INFORMATION LIST AND PIN CONFIGURATION

#### 4.1 NuMicro Mini51™ Series Selection Code




Figure 4.1-1 NuMicro Mini51™ Series Selection Code

	Pin Number					
LQFP 48-pin	QFN 33-pin	TSSOP 20-pin	Mini54FHCT SSOP20-pin	Pin Name	Pin Type	Description
				P3.6	1/0	General purpose digital I/O pin.
				ACMP0_O	0	Analog comparator output pin.
14	9			ско	0	Frequency divider output pin.
				T1EX	ı	Timer 1 external capture/reset trigger input pin.
				P5.1	I/O	General purpose digital I/O pin.
15	10	9		XTAL2	0	The output pin from the internal inverting amplifier. It emits the inverted signal of XTAL1.
				P5.0	I/O	General purpose digital I/O pin.
16	11	10		XTAL1	ı	The input pin to the internal inverting amplifier. The system clock could be from external crystal or resonator.
17	12	44	0	V	В	Cround his for digital size it
17	33	11	9	$V_{SS}$	P	Ground pin for digital circuit.
18				LDO_CAP	Р	LDO output pin.
19				P5.5	1/0	General purpose digital I/O pin.  User program must enable pull-up resistor in the QFN-33 package.
				P5.2	I/O	General purpose digital I/O pin.
20	13			INT1	ı	External interrupt 1 input pin.
21				NC		Not connected.
00	4.4		40	P2.2	I/O	General purpose digital I/O pin.
22	14		10	PWM0	0	PWM0 output of PWM unit.
00	45		44	P2.3	I/O	General purpose digital I/O pin.
23	15		11	PWM1	0	PWM1 output of PWM unit.
24	16	12	10	P2.4	I/O	General purpose input/output digital pin.
24	16	12	12	PWM2	0	PWM2 output of PWM unit.
0.5	47	40	40	P2.5	I/O	General purpose digital I/O pin.
25	17	13	13	PWM3	0	PWM3 output of PWM unit.
0	200	2)		P2.6	I/O	General purpose digital I/O pin.
26	18	Y(C)	14	PWM4	0	PWM4 output of PWM unit.
	30	1	6	ACMP1_O	0	Analog comparator output pin.
27		(金)	(O) (	NC		Not connected.
28		MC		NC		Not connected.
29	19	14	15	P4.6	I/O	General purpose digital I/O pin.

	Pin	Number				
LQFP 48-pin	QFN 33-pin	TSSOP 20-pin	Mini54FHCT SSOP20-pin	Pin Name	Pin Type	Description
				ICE_CLK	8h	Serial wired debugger clock pin.
				P4.7	1/0	General purpose digital I/O pin.
30	20	15	16	ICE_DAT	1/0	Serial wired debugger data pin.
31				NC		Not connected.
		4.0		P0.7	I/O	General purpose digital I/O pin.
32	21	16	17	SPICLK	I/O	SPI serial clock pin.
			40	P0.6	I/O	General purpose digital I/O pin.
33	22	17	18	MISO	I/O	SPI MISO (master in/slave out) pin.
0.4		40	40	P0.5	I/O	General purpose digital I/O pin.
34	23	18	19	MOSI	0	SPI MOSI (master out/slave in) pin.
				P0.4	I/O	General purpose digital I/O pin.
35	24	19	20	SPISS	I/O	SPI slave select pin.
				PWM5	0	PWM5 output of PWM unit.
36				NC		Not connected.
				P0.1	I/O	General purpose digital I/O pin.
				RTSn	0	UART RTS pin.
37	25			RX	ı	UART data receiver input pin.
				SPISS	I/O	SPI slave select pin.
				P0.0	I/O	General purpose digital I/O pin.
38	26			CTSn	ı	UART CTS pin.
				TX	0	UART transmitter output pin.
39				NC		Not connected.
40				NC		Not connected.
7.7	C.,			P5.3	I/O	General purpose digital I/O pin.
41	27			AIN0	Al	ADC analog input pin.
42	3	3		$V_{DD}$	Р	Power supply for digital circuit.
43	28	20	1	AV <sub>DD</sub>	Р	Power supply for analog circuit.
	8		2	P1.0	I/O	General purpose digital I/O pin.
44	29	350 J	(A)	AIN1	AI	ADC analog input pin.
		40	7	ACMP0_P	AI	Analog comparator positive input pin.
		1	30 (	P1.2	I/O	General purpose digital I/O pin.
45	30	1	2	AIN2	Al	ADC analog input pin.

#### 6.2 Nested Vectored Interrupt Controller (NVIC)

#### 6.2.1 Overview

The Cortex™-M0 CPU provides an interrupt controller as an integral part of the exception mode, named as "Nested Vectored Interrupt Controller (NVIC)", which is closely coupled to the processor core and provides following features.

#### 6.2.2 Features

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority change
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler Mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When an interrupt is accepted, the starting address of the Interrupt Service Routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the "ARM<sup>®</sup> Cortex™-M0 Technical Reference Manual" and "ARM<sup>®</sup> v6-M Architecture Reference Manual".

Exception Number	Interrupt Number (Bit In Interrupt Registers)	Interrupt Name	Source Module	Interrupt Description	Power-Down Wake-Up
29	13	-	- 95		
30	14	SPI_INT	SPI	SPI interrupt	No
31	15	-	-	CON WAR	
32	16	GP5_INT	GPIO	External signal interrupt from GPIO group P5 except P5.2	Yes
33	17	HIRC_TRIM_IN T	HIRC	HIRC trim interrupt	No
34	18	I2C_INT	I <sup>2</sup> C	I <sup>2</sup> C interrupt	Yes
35 ~ 40	19 ~ 24	-	=	- 8 A	n.
41	25	ACMP_INT	ACMP	Analog Comparator 0 or Comparator 1 interrupt	Yes
42 ~ 43	26 ~ 27	-	-	-	20, 47
44	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake- up from Power-down state	Yes
45	29	ADC_INT	ADC	ADC interrupt	No
46 ~ 47	30 ~ 31	-	-	-	-

Table 6.2-2 System Interrupt Map Vector Table

#### 6.2.4 Vector Table

When an interrupt is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table based address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with the exception handler entry as illustrated in previous section.

Vector Table Word Offset (Bytes)	Description			
0x00	Initial Stack Pointer Value			
Exception Number * 0x04	Exception Entry Pointer using that Exception Number			

Table 6.2-3 Vector Table Format

#### 6.3 System Manager

#### 6.3.1 Overview

System management includes the following sections:

- System Reset
- System Power Architecture
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset, and multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

#### 6.3.2 System Reset

The system reset can be included by one of the following listed events. For these reset events flags can be read by RSTSRC register.

- Power-On Reset (POR)
- Low level on the Reset Pin (/RESET)
- Watchdog Timer Time-out Reset (WDT)
- Brown-out Detector Reset (BOD)
- Cortex<sup>™</sup>-M0 MCU Reset
- CPU Reset

#### 6.3.3 System Power Architecture

In this chip, the power distribution is divided into three segments.

- Analog power from AV<sub>DD</sub> and AV<sub>SS</sub> provides the power for analog components operation. AV<sub>DD</sub> must be equal to V<sub>DD</sub> to avoid leakage current.
- Digital power from V<sub>DD</sub> and V<sub>SS</sub> supplies power to the I/O pins and internal regulator which provides a fixed 1.8V power for digital operation.
- Build-in a capacitor for internal voltage regulator

The output of internal voltage regulator, LDO\_CAP, requires an external capacitor which should be located close to the corresponding pin. Analog power ( $AV_{DD}$ ) should be the same voltage level as the digital power ( $V_{DD}$ ). The following figure shows the power distribution of the Mini51<sup>TM</sup>DE series.

#### 6.5 Analog Comparator (ACMP)

#### 6.5.1 Overview

The NuMicro Mini51™ Series contains two comparators which can be used in a number of different configurations. The comparator output is logic 1 when positive input greater than negative input, otherwise the output is 0. Each comparator can be configured to generate interrupt when the comparator output value changes.

#### 6.5.2 Features

- Analog input voltage range: 0 ~ AV<sub>DD</sub>
- Supports Hysteresis function
- Optional internal reference voltage source for each comparator negative input

#### 6.7 Flash Memory Controller (FMC)

#### 6.7.1 Overview

The NuMicro Mini51<sup>™</sup> series is equipped with 4K/8K/16K bytes on chip embedded flash memory for application program (APROM) that can be updated through ISP procedure. In-System-Programming (ISP) and In-Application-Programming (IAP) enable user to update program memory when chip is soldered on PCB. After chip power on Cortex<sup>™</sup>-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in CONFIG0. By the way, the NuMicro Mini51<sup>™</sup> series also provides Data Flash region that is shared with APROM and its start address is configurable and defined by user in CONFIG1.

#### 6.7.2 Features

- Running up to 24 MHz with zero wait state for discontinuous address read access
- 4/8/16 Kbytes application program memory (APROM)
- 2 Kbytes in system programming (ISP) loader program memory (LDROM)
- Programmable data flash start address
- All embedded flash memory supports 512 bytes page erase
- In System Program (ISP)/In Application Program (IAP) to update on chip flash memory

#### 6.10 Enhanced PWM Generator

#### 6.10.1 Overview

The NuMicro Mini51™ series has built one PWM unit which is specially designed for motor driving control applications. The PWM unit supports six PWM generators which can be configured as six independent PWM outputs, PWM0~PWM5, or as three complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5) with three programmable dead-zone generators.

Every complementary PWM pairs share one 8-bit prescaler. There are six clock dividers providing five divided frequencies (1, 1/2, 1/4, 1/8, 1/16) for each channel. Each PWM output has independent 16-bit counter for PWM period control, and 16-bit comparators for PWM duty control. The six PWM generators provide twelve independent PWM interrupt flags which are set by hardware when the corresponding PWM period counter comparison matched period and duty. Each PWM interrupt source with its corresponding enable bit can request PWM interrupt. The PWM generators can be configured as One-shot mode to produce only one PWM cycle signal or Auto-reload mode to output PWM waveform continuously.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers, the updated value will be loaded into the 16-bit down counter/ comparator at the end of current period. The double buffering feature avoids glitch at PWM outputs.

Besides PWM, Motor controlling also need Timer, ACMP and ADC to work together. In order to control motor more precisely, we provide some registers that not only configure PWM but also Timer, ADC and ACMP, by doing so, it can save more CPU time and control motor with ease especially in BLDC.

#### 6.10.2 Features

The PWM unit supports the following features:

- Independent 16-bit PWM duty control units with maximum six port pins:
  - Six independent PWM outputs PWM0, PWM1, PWM2, PWM3, PWM4, and PWM5
  - Three complementary PWM pairs, with each pin in a pair mutually complement to each other and capable of programmable dead-zone insertion (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
  - Three synchronous PWM pairs, with each pin in a pair in-phase (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
- Group control bit PWM2 and PWM4 are synchronized with PWM0, PWM3 and PWM5 are synchronized with PWM1
- One-shot (only support edge alignment mode) or Auto-reload mode PWM
- Up to 16-bit resolution
- Supports Edge-aligned and Center-aligned mode
- Programmable dead-zone insertion between complementary paired PWMs
- Each pin of PWM0 to PWM5 has independent polarity setting control
- Hardware fault brake protections

#### 6.14 Watchdog Timer (WDT)

#### 6.14.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports the function to wake-up system from Idle/Power-down mode.

#### 6.14.2 Features

- 18-bit free running up counter for Watchdog Timer time-out interval
- Selectable time-out interval (2<sup>4</sup> ~ 2<sup>18</sup>) WDT\_CLK cycle and the time-out interval period is 104 ms ~ 26.3168 s if WDT\_CLK = 10 kHz
- System kept in reset state for a period of (1 / WDT\_CLK) \* 63
- Supports Watchdog Timer time-out wake-up function only if WDT clock source is selected as 10 kHz

#### 7 ARM® CORTEX™-M0 CORE

#### 7.1 Overview

The Cortex<sup>™</sup>-M0 processor is a configurable, multistage, 32-bit RISC processor which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex<sup>™</sup>-M profile processors. The profile supports two modes - Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset and can be entered as a result of an exception return. The following figure shows the functional controller of the processor.




Figure 7.1-1 Functional Block Diagram

#### 7.2 Features

- A low gate count processor
  - ARMv6-M Thumb<sup>®</sup> instruction set
  - Thumb-2 technology
  - ARMv6-M compliant 24-bit SysTick timer
  - A 32-bit hardware multiplier
  - System interface supported with little-endian data accesses
  - Ability to have deterministic, fixed-latency, interrupt handling
  - Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
  - C Application Binary Interface compliant exception model:
    - This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
  - Low power Idle mode entry using the Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or return from interrupt sleep-on-exit feature
- NVIC

- 32 external interrupt inputs, each with four levels of priority
- Dedicated Non-maskable Interrupt (NMI) input
- Supports for both level-sensitive and pulse-sensitive interrupt lines
- Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Idle mode
- Debug support
  - Four hardware breakpoints
  - Two watch points
  - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
  - Single step and vector catch capabilities
- Bus interfaces
  - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
  - Single 32-bit slave port that supports the DAP (Debug Access Port)

#### 7.3 System Timer (SysTick)

The Cortex<sup>™</sup>-M0 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.


When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST\_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST\_RVR) on the next clock edge, and then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.


The SYST\_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer to count from the SYST\_RVR value rather than an arbitrary value when it is enabled.

If the SYST\_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the "ARM<sup>®</sup> Cortex™-M0 Technical Reference Manual" and "ARM<sup>®</sup> v6-M Architecture Reference Manual".

#### 8 APPLICATION CIRCUIT





#### 9.4.2 LDO & Power Management

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition
V <sub>DD</sub>	DC Power Supply	2.5	-	5.5	V	-
$V_{LDO}$	Output Voltage	1.62	1.8	1.98	V	-
T <sub>A</sub>	Temperature	-40	25	105	$^{\circ}$	

#### Notes:

1. It is recommended a 0.1µF bypass capacitor is connected between V<sub>DD</sub> and the closest V<sub>SS</sub> pin of the device.

### 9.4.3 Low Voltage Reset

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition
$AV_{DD}$	Supply Voltage	0	-	5.5	V	-



T <sub>A</sub>	Temperature	-40	25	105	$^{\circ}$	-
I <sub>LVR</sub>	Quiescent Current	-	1	5	μΑ	AV <sub>DD</sub> =5.5V
	V <sub>LVR</sub> Threshold Voltage	1.90	2.00	2.10	V	T <sub>A</sub> =25°C
$V_{LVR}$		1.70	1.90	2.05	V	T <sub>A</sub> =-40°C
		2.00	2.20	2.45	V	T <sub>A</sub> =105°C

#### 9.4.4 Brown-out Detector

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition
AV <sub>DD</sub>	Supply Voltage	0	-	5.5	V	0, 5
T <sub>A</sub>	Temperature	-40	25	105	$^{\circ}\!\mathbb{C}$	200
I <sub>BOD</sub>	Quiescent Current	-	-	140	μΑ	AV <sub>DD</sub> =5.5V
		4.2	4.38	4.55	V	BOD_VL [1:0]=11
$V_{BOD}$	Brown-out Detector	3.5	3.68	3.85	V	BOD_VL [1:0]=10
V BOD	(Falling edge)	2.5	2.68	2.85	V	BOD_VL [1:0]=01
		2.0	2.18	2.35	V	BOD_VL [1:0]=00
		4.3	4.52	4.75	V	BOD_VL [1:0]=11
$V_{BOD}$	Brown-out Detector (Rising edge)	3.5	3.8	4.05	V	BOD_VL [1:0]=10
V BOD		2.5	2.77	3.05	V	BOD_VL [1:0]=01
		2.0	2.25	2.55	V	BOD_VL [1:0]=00

#### 9.4.5 Power-on Reset

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition
T <sub>A</sub>	Temperature	-40	25	105	$^{\circ}\mathbb{C}$	-
$V_{POR}$	Reset Voltage	1.6	2	2.4	V	-
$V_{POR}$	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	-	-	100	mV	
RR <sub>VDD</sub>	V <sub>DD</sub> Raising Rate to Ensure Power-on Reset	0.025	-	-	V/ms	
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at VPOR to Ensure Poweron Reset	0.5	-	-	ms	

### 10.4 20-pin TSSOP

