



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	60MHz
Connectivity	SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89c51ed2-slrim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



reserved

	Audiessable	Non Bit Addressable								
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F		
F8h		CH 0000 0000	CCAP0H XXXX XXXX	CCAP1H XXXX XXXX	CCAP2H XXXX XXXX	CCAP3H XXXX XXXX	CCAP4H XXXX XXXX		FFh	
F0h	B 0000 0000								F7h	
E8h	P5 bit addressable 1111 1111	CL 0000 0000	CCAP0L XXXX XXXX	CCAP1L XXXX XXXX	CCAP2L XXXX XXXX	CCAP3L XXXX XXXX	CCAP4L XXXX XXXX		EFh	
E0h	ACC 0000 0000								E7h	
D8h	CCON 00X0 0000	CMOD 00XX X000	CCAPM0 X000 0000	CCAPM1 X000 0000	CCAPM2 X000 0000	CCAPM3 X000 0000	CCAPM4 X000 0000		DFh	
D0h	PSW 0000 0000	FCON XXXX 0000	EECON xxxx xx00						D7h	
C8h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			CFh	
C0h	P4 1111 1111			SPCON 0001 0100	SPSTA 0000 0000	SPDAT XXXX XXXX		P5 byte Addressable 1111 1111	C7h	
B8h	IPL0 X000 000	SADEN 0000 0000							BFh	
B0h	P3 1111 1111	IEN1 XXXX X000	IPL1 XXXX X000	IPH1 XXXX X111				IPH0 X000 0000	B7h	
A8h	IEN0 0000 0000	SADDR 0000 0000						CKCON1 XXXX XXX0	AFh	
A0h	P2 1111 1111		AUXR1 0XXX X0X0				WDTRST XXXX XXXX	WDTPRG XXXX X000	A7h	
98h	SCON 0000 0000	SBUF XXXX XXXX	BRL 0000 0000	BDRCON XXX0 0000	KBLS 0000 0000	KBE 0000 0000	KBF 0000 0000		9Fh	
90h	P1 1111 1111							CKRL 1111 1111	97h	
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XX00 1000	CKCON0 0000 0000	8Fh	
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h	
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F		

## Table 12. SFR Mapping

Bit



Table 12 shows all SFRs with their address and their reset value.



NIC: Not Internaly Connected



## Table 17. CKCON1 Register

CKCON1 - Clock Control Register (AFh)

7	6	5	4	3	2	1	0			
-	-	-	-	-	-	-	SPIX2			
Bit Number	Bit Mnemonic	Description								
7	-	Reserved								
6	-	Reserved								
5	-	Reserved								
4	-	Reserved	Reserved							
3	-	Reserved	Reserved							
2	-	Reserved	Reserved							
1	-	Reserved								
0	SPIX2	<b>SPI</b> (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect). Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.								

Reset Value = XXXX XXX0b Not bit addressable



## **Reset Output**

Reset output can be generated by two sources:

- Internal POR/PFD
- Hardware watchdog timer

As detailed in Section "Hardware Watchdog Timer", page 86, the WDT generates a 96clock period pulse on the RST pin.

In order to properly propagate this pulse to the rest of the application in case of external capacitor or power-supply supervisor circuit, a 1 k $\Omega$  resistor must be added as shown Figure 11.





![](_page_5_Picture_0.jpeg)

# Programmable Counter Array (PCA)

The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/capture modules. Its clock input can be programmed to count any one of the following signals:

- Peripheral clock frequency (F<sub>CLK PERIPH</sub>) ÷ 6
- Peripheral clock frequency (F<sub>CLK PERIPH</sub>) ÷ 2
- Timer 0 overflow
- External input on ECI (P1.2)

Each compare/capture module can be programmed in any one of the following modes:

- Rising and/or falling edge capture
- Software timer
- High-speed output
- Pulse width modulator

Module 4 can also be programmed as a watchdog timer (see Section "PCA Watchdog Timer", page 47).

When the compare/capture modules are programmed in the capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector.

The PCA timer/counter and compare/capture modules share Port 1 for external I/O. These pins are listed below. If one or several bits in the port are not used for the PCA, they can still be used for standard I/O.

PCA Component	External I/O Pin
16-bit Counter	P1.2/ECI
16-bit Module 0	P1.3/CEX0
16-bit Module 1	P1.4/CEX1
16-bit Module 2	P1.5/CEX2
16-bit Module 3	P1.6/CEX3

The PCA timer is a common time base for all five modules (see Figure 16). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD register (Table 22) and can be programmed to run at:

- 1/6 the peripheral clock frequency (F<sub>CLK PERIPH</sub>)
- 1/2 the peripheral clock frequency (F<sub>CLK PERIPH</sub>)
- The Timer 0 overflow
- The input on the ECI pin (P1.2)

![](_page_6_Picture_0.jpeg)

# Serial Port Interface (SPI)

The Serial Peripheral Interface Module (SPI) allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other MCUs.

# Features

- Features of the SPI Module include the following:
- Full-duplex, three-wire synchronous transfers
- Master or Slave operation
- Eight programmable Master clock rates
- Serial clock with programmable polarity and phase
- Master Mode fault error flag with MCU interrupt capability
- Write collision flag protection

Signal DescriptionFigure 29 shows a typical SPI bus configuration using one Master controller and many<br/>Slave peripherals. The bus is made of three wires connecting all the devices.

Figure 29. SPI Master/Slaves Interconnection

![](_page_6_Figure_13.jpeg)

The Master device selects the individual Slave devices by using four pins of a parallel port to control the four  $\overline{SS}$  pins of the Slave devices.

Master Output Slave Input<br/>(MOSI)This 1-bit signal is directly connected between the Master Device and a Slave Device.<br/>The MOSI line is used to transfer data in series from the Master to the Slave. Therefore,<br/>it is an output signal from the Master, and an input signal to a Slave. A Byte (8-bit word)<br/>is transmitted most significant bit (MSB) first, least significant bit (LSB) last.

Master Input Slave Output<br/>(MISO)This 1-bit signal is directly connected between the Slave Device and a Master Device.<br/>The MISO line is used to transfer data in series from the Slave to the Master. Therefore,<br/>it is an output signal from the Slave, and an input signal to the Master. A Byte (8-bit<br/>word) is transmitted most significant bit (MSB) first, least significant bit (LSB) last.

**SPI Serial Clock (SCK)** This signal is used to synchronize the data movement both in and out of the devices through their MOSI and MISO lines. It is driven by the Master for eight clock cycles which allows to exchange one Byte on the serial lines.

Slave Select (SS)Each Slave peripheral is selected by one Slave Select pin (SS). This signal must stay<br/>low for any message for a Slave. It is obvious that only one Master (SS high level) can

# 64 AT89C51RD2/ED2

![](_page_7_Picture_0.jpeg)

## **Functional Description**

Figure 30 shows a detailed structure of the SPI Module.

Figure 30. SPI Module Block Diagram

![](_page_7_Figure_4.jpeg)

#### **Operating Modes**

The Serial Peripheral Interface can be configured in one of the two modes: Master mode or Slave mode. The configuration and initialization of the SPI Module is made through one register:

• The Serial Peripheral Control register (SPCON)

Once the SPI is configured, the data exchange is made using:

- SPCON
- The Serial Peripheral STAtus register (SPSTA)
- The Serial Peripheral DATa register (SPDAT)

During an SPI transmission, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line (SCK) synchronizes shifting and sampling on the two serial data lines (MOSI and MISO). A Slave Select line (SS) allows individual selection of a Slave SPI device; Slave devices that are not selected do not interfere with SPI bus activities.

When the Master device transmits data to the Slave device via the MOSI line, the Slave device responds by sending data to the Master device via the MISO line. This implies full-duplex transmission with both data out and data in synchronized with the same clock (Figure 31).

![](_page_8_Figure_1.jpeg)

## Figure 31. Full-Duplex Master-Slave Interconnection

4. Before writing to the CPOL and CPHA bits, the SPI should be disabled (SPEN = '0').

![](_page_8_Picture_4.jpeg)

# **Interrupt System**

The <u>AT89C51RD2/ED2</u> has a total of 9 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (timers 0, 1 and 2), the serial port interrupt, SPI interrupt, Keyboard interrupt and the PCA global interrupt. These interrupts are shown in Figure 36.

![](_page_9_Figure_3.jpeg)

Figure 36. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (Table 54 and Table 56). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (Table 57) and in the Interrupt Priority High register (Table 55 and Table 56) shows the bit values and priority levels associated with each combination.

![](_page_9_Picture_7.jpeg)

![](_page_10_Picture_0.jpeg)

## Registers

The PCA interrupt vector is located at address 0033H, the SPI interrupt vector is located at address 004BH and Keyboard interrupt vector is located at address 003BH. All other vectors addresses are the same as standard C52 devices.

#### Table 51. Priority Level Bit Values

IPH.x	IPL.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

# Interrupt Sources and Vector Addresses

Table 52.	Interrupt Sources and Vector Addresses
-----------	--

Number	Polling Priority	Interrupt Source	Interrupt Source Request	
0	0	Reset		0000h
1	1	INT0	IE0	0003h
2	2	Timer 0	TF0	000Bh
3	3	INT1	IE1	0013h
4	4	Timer 1	IF1	001Bh
5	6	UART	RI+TI	0023h
6	7	Timer 2	TF2+EXF2	002Bh
7	5	PCA	CF + CCFn (n = 0 - 4)	0033h
8	8	Keyboard	KBDIT	003Bh
9	9	-	-	0043h
10	10	SPI	SPIIT	004Bh

![](_page_11_Picture_4.jpeg)

## Table 58. IPH1 Register

IPH1 - Interrupt Priority High Register (B3h)

7	6	5	4	3	2	1	0				
-	-	-	-	-	SPIH	-	KBDH				
Bit Number	Bit Mnemonic	Description	Description								
7	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.					
6	-	<b>Reserved</b> The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.								
5	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.					
4	-	Reserved The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.					
3	-	<b>Reserved</b> The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.								
2	SPIH	SPI interrup           SPIH         S           0         0           0         1           1         0           1         1	SPI interrupt Priority High bit         SPIH       SPIL       Priority Level         0       0       Lowest         0       1       1         1       0       1         1       1       Highest								
1	-	<b>Reserved</b> The value read from this bit is indeterminate. Do not set this bit.									
0	KBDH	Keyboard ir           KB DH         K           0         0           0         1           1         0           1         1	Keyboard interrupt Priority High bit         KB DH       KBDL       Priority Level         0       0       Lowest         0       1       1         1       0       1         1       1       Highest								

Reset Value = XXXX X000b Not bit addressable

![](_page_12_Picture_5.jpeg)

![](_page_13_Picture_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_13_Figure_2.jpeg)

![](_page_14_Picture_0.jpeg)

# Flash Registers and Memory Map

The AT89C51RD2/ED2 Flash memory uses several registers for its management:

- Hardware register can only be accessed through the parallel programming modes which are handled by the parallel programmer.
- Software registers are in a special page of the Flash memory which can be accessed through the API or with the parallel programming modes. This page, called "Extra Flash Memory", is not in the internal Flash program memory addressing space.

Hardware Register The only hardware register of the AT89C51RD2/ED2 is called Hardware Byte or Hardware Security Byte (HSB).

7	6	5	4	3	2	1	0					
X2	BLJB	-	-	XRAM	LB2	LB1	LB0					
Bit Number	Bit Mnemonic	Description	Description									
7	X2	X2 Mode Programmed ('0' value) to force X2 mode (6 clocks per instruction) after reset. Unprogrammed ('1' Value) to force X1 mode, Standard Mode, after reset (Default).										
6	BLJB	Boot Loader Jump Bit Unprogrammed ('1' value) to start the user's application on next reset at address 0000h. Programmed ('0' value) to start the boot loader at address F800h on next reset (Default).										
5	-	Reserved										
4	-	Reserved										
3	XRAM	XRAM config bit (only programmable by programmer tools) Programmed to inhibit XRAM. Unprogrammed, this bit to valid XRAM (Default).										
2-0	LB2-0	User Memory Lock Bits (only programmable by programmer tools) See Table 68										

 Table 67.
 Hardware Security Byte (HSB)

Boot Loader Jump Bit (BLJB)

One bit of the HSB, the BLJB bit, is used to force the boot address:

- When this bit is programmed ('0' value) the boot address is F800h.
- When this bit is unprogrammed ('1' value) the boot address is 0000h.

By default, this bit is programmed and the ISP is enabled.

Flash Memory Lock Bits

The three lock bits provide different levels of protection for the on-chip code and data when programmed as shown in Table 68.

		Tiogi						
	Prog	Program Lock Bits						
	Security Level	LB0	LB1	LB2	Protection Description			
	1	U	U	U	No program lock features enabled.			
	2	Ρ	U	U	MOVC instruction executed from external program memory is disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further parallel programming of the on chip code memory is disabled. ISP and software programming with API are still allowed.			
	3	х	Р	U	Same as 2, also verify code memory through parallel programming interface is disabled.			
	4	Х	х	Р	Same as 3, also external execution is disabled (Default).			
	<ul> <li>Note: U: Unprogrammed or "one" level.</li> <li>P: Programmed or "zero" level.</li> <li>X: Do not care</li> <li>WARNING: Security level 2 and 3 should only be programmed after Flash a verification.</li> <li>These security bits protect the code access through the parallel programming in They are set by default to level 4. The code access through the ISP is still poss is controlled by the "software security bits" which are stored in the extra Flash a accessed by the ISP firmware.</li> </ul>							
	To load a This will s erence ca	new a et the n alwa	pplicat HSB i ays be	tion wi n its ir read ι	th the parallel programmer, a chip erase must first be done. nactive state and will erase the Flash memory. The part ref- using Flash parallel programming modes.			
Default Values	The defau • BLJB:	lt valu Progi	e of th ramme	e HSE d forc	B provides parts ready to be programmed with ISP: e ISP operation.			
	• X2: U	nprogi	ramme	d to fo	orce X1 mode (Standard Mode).			
	XRAM: Unprogrammed to valid XRAM							
	LB2-0     securi	: Secı ty.	urity lev	/el fou	Ir to protect the code from a parallel access with maximum			
Software Registers	Several reused by A	egiste tmel I	rs are SP.	used i	in factory and by parallel programmers. These values are			
	These reg also called	isters d "XAF	are in =" or e2	the "E Ktra A	xtra Flash Memory" part of the Flash memory. This block is rray Flash. They are accessed in the following ways:			
	Comn	nands	issuec	l by th	e parallel memory programmer.			
	Comn	nands	issued	l by th	e ISP software.			
	<ul> <li>Calls of API issued by the application software.</li> </ul>							

Table 68 Program Lock Bits

Several software registers are described in Table 69.

![](_page_15_Picture_5.jpeg)

#### **Functional Description**

Figure 42. Bootloader Functional Description

![](_page_16_Figure_3.jpeg)

On the above diagram, the on-chip bootloader processes are:

ISP Communication Management

The purpose of this process is to manage the communication and its protocol between the on-chip bootloader and a external device. The on-chip ROM implements a serial protocol (see section "Bootloader Protocol"). This process translate serial communication frame (UART) into Flash memory access (read, write, erase, etc.).

User Call Management

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of Flash pages. All calls are made through a common interface (API calls), included in the ROM bootloader. The programming functions are selected by setting up the microcontroller's registers before making a call to a common entry point (0xFFF0). Results are returned in the registers. The purpose on this process is to translate the registers values into internal Flash Memory Management.

Flash Memory Management

This process manages low level access to Flash memory (performs read and write access).

![](_page_16_Picture_11.jpeg)

### Table 76. API Call Summary (Continued)

Command	R1	Α	DPTR0	DPTR1	Returned Value	Command Effect
			DPH = 00h DPL = 00h			Set SSB level 1
PROGRAM SSB	05h	XXh	DPH = 00h DPL = 01h	00h	ACC = SSB value	Set SSB level 2
	0011	7011	DPH = 00h DPL = 10h	0011		Set SSB level 0
			DPH = 00h DPL = 11h			Set SSB level 1
PROGRAM BSB	06h	New BSB value	0000h	XXh	none	Program boot status byte
PROGRAM SBV	06h	New SBV value	0001h	XXh	none	Program software boot vector
READ SSB	07h	XXh	0000h	XXh	ACC = SSB	Read Software Security Byte
READ BSB	07h	XXh	0001h	XXh	ACC = BSB	Read Boot Status Byte
READ SBV	07h	XXh	0002h	XXh	ACC = SBV	Read Software Boot Vector
PROGRAM DATA PAGE	09h	Number of byte to program	Address of the first byte to program in the Flash memory	Address in XRAM of the first data to program	ACC = 0: DONE	Program up to 128 bytes in user Flash. Remark: number of bytes to program is limited such as the Flash write remains in a single 128 bytes page. Hence, when ACC is 128, valid values of DPL are 00h, or, 80h.
PROGRAM X2 FUSE	0Ah	Fuse value 00h or 01h	0008h	XXh	none	Program X2 fuse bit with ACC
PROGRAM BLJB FUSE	0Ah	Fuse value 00h or 01h	0004h	XXh	none	Program BLJB fuse bit with ACC
READ HSB	0Bh	XXh	XXXXh	XXh	ACC = HSB	Read Hardware Byte
READ BOOT ID1	0Eh	XXh	DPL = 00h	XXh	ACC = ID1	Read boot ID1
READ BOOT ID2	0Eh	XXh	DPL = 01h	XXh	ACC = ID2	Read boot ID2
READ BOOT VERSION	0Fh	XXh	XXXXh	XXh	ACC = Boot_Version	Read bootloader version

![](_page_17_Picture_3.jpeg)

## $T_A = -40^{\circ}C$ to $+85^{\circ}C$ ; $V_{SS} = 0V$ ;

 $V_{CC}$  =2.7V to 5.5V and F = 0 to 40 MHz (both internal and external code execution)

 $V_{CC}$  =4.5V to 5.5V and F = 0 to 60 MHz (internal code execution only) (Continued)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>OH1</sub>	Output High Voltage, port 0, ALE, PSEN	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	$V_{CC} = 5V \pm 10\%$ $I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$
		0.9 V <sub>CC</sub>			V	$V_{CC}$ = 2.7V to 5.5V $I_{OH}$ = -10 $\mu$ A
R <sub>RST</sub>	RST Pull-down Resistor	50	200 <sup>(5)</sup>	250	kΩ	
I <sub>IL</sub>	Logical 0 Input Current ports 1, 2, 3, 4 and 5			-50	μΑ	V <sub>IN</sub> = 0.45V
I <sub>LI</sub>	Input Leakage Current			±10	μΑ	$0.45 \mathrm{V} < \mathrm{V_{IN}} < \mathrm{V_{CC}}$
I <sub>TL</sub>	Logical 1 to 0 Transition Current, ports 1, 2, 3, 4			-650	μΑ	V <sub>IN</sub> = 2.0V
C <sub>IO</sub>	Capacitance of I/O Buffer			10	pF	F <sub>C</sub> = 3 MHz T <sub>A</sub> = 25°C
I <sub>PD</sub>	Power-down Current		75	150	μΑ	$2.7 < V_{CC <} 5.5 V^{(3)}$
I <sub>CCOP</sub>	Power Supply Current on normal mode			0.4 x Frequency (MHz) + 5	mA	$V_{\rm CC} = 5.5 V^{(1)}$
	Power Supply Current on idle mode			0.3 x Frequency (MHz) + 5	mA	$V_{\rm CC} = 5.5 V^{(2)}$
ICCWRITE	Power Supply Current on flash or EEdata write			0.8 x Frequency (MHz) + 15	mA	$V_{CC} = 5.5V$
t <sub>WRITE</sub>	Flash or EEdata programming time	7		17	ms	2.7 < V <sub>CC &lt;</sub> 5.5V
VPFDM	Internal POR/PFD VPFDM threshold	2.25	2.5	2.69	V	
VPFDP	Internal POR/PFD VPFDP threshold	2.15	2.35	2.62	V	
Vhyst	Internal POR/PFD Hysteresys	70	140	250	mV	
Vcc dV/dt	Maximum Vcc Power supply slew rate <sup>(7)</sup>			0.1	V/µs	

Notes: 1. Operating  $I_{CC}$  is measured with all output pins disconnected; XTAL1 driven with  $T_{CLCH}$ ,  $T_{CHCL} = 5$  ns (see Figure 55),  $V_{IL} = V_{SS} + 0.5V$ ,  $V_{IH} = V_{CC} - 0.5V$ ; XTAL2 N.C.; EA = RST = Port 0 =  $V_{CC}$ .  $I_{CC}$  would be slightly higher if a crystal oscillator used (see Figure 52).

2. Idle I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with T<sub>CLCH</sub>, T<sub>CHCL</sub> = 5 ns, V<sub>IL</sub> = V<sub>SS</sub> + 0.5V, V<sub>IH</sub> = V<sub>CC</sub> - 0.5V; XTAL2 N.C; Port 0 = V<sub>CC</sub>; EA = RST = V<sub>SS</sub> (see Figure 53).

Power-down I<sub>CC</sub> is measured with all output pins disconnected; EA = V<sub>SS</sub>, PORT 0 = V<sub>CC</sub>; XTAL2 NC.; RST = V<sub>SS</sub> (see Figure 54).

4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V<sub>OLS</sub> of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45V with maxi V<sub>OL</sub> peak 0.6V. A Schmitt Trigger use is not necessary.

5. Typical values are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.

 Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> per port pin: 10 mA Maximum I<sub>OL</sub> per 8-bit port:

Port 0: 26 mA

Ports 1, 2 and 3: 15 mA

![](_page_18_Picture_13.jpeg)

# Datasheet Change Log for AT89C51RD2/ED2

Changes from 4235A -	1.	$V_{H}$ min changed from 0.2 $V_{CC}$ + 1.1 to 0.2 $V_{CC}$ + 0.9.
04/03 to 4135B - 06/03	2.	Added POR/PFD and reset specific sections.
	3.	Added DIL40 package.
	4.	Added Flash write programming time specification.
Changes from 4235B - 06/03 to 4235C - 08/03	1.	Changed maximum frequency to 60 MHz in X1 mode and 30 MHz in X2 mode for Vcc = $4.5V$ to $5.5V$ and internal code execution.
	2.	Added PDIL40 Packaging for AT89C51ED2.
Changes from 4235C - 08/03 to 4235D - 12/03	1.	Improved explanations throughout the document.
Changes from 4235D - 12/03 to 4235E - 04/04	1.	Improved explanations throughout the document.
Changes from 4235E - 04/04 to 4235F - 09/04	1.	Improved explanations in Flash and EEPROM sections.
Changes from 4235F - 09/04 to 4235G 08/05	1.	Added 'Industrial & Green" product versions.
Changes from 4235G 08/05 to 4235H - 10/06	1.	Correction to PDIL figure on page 9.

![](_page_19_Picture_3.jpeg)

![](_page_20_Picture_0.jpeg)

## **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

## **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Friboura Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

## **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### **Microcontrollers**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### *Biometrics/Imaging/Hi-Rel MPU/* High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectualproperty right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORYWAR-RANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICU-LARPURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMA-TION) ARISING OUTOF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAM-AGES. Atmel makes norepresentationsor warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for useas components in applications intended to support or sustainlife.

© Atmel Corporation 2006. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, are registered trademarks, and Everywhere You Are<sup>SM</sup> are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

![](_page_20_Picture_28.jpeg)

![](_page_20_Picture_29.jpeg)