



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	-
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 8x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4074fbd144-551">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4074fbd144-551</a>

## 4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
<b>LPC4088</b>			
LPC4088FBD208	LQFP208	plastic low profile quad flat package; 208 leads; body 28 × 28 × 1.4 mm	SOT459-1
LPC4088FET208	TFBGA208	plastic thin fine-pitch ball grid array package; 208 balls; body 15 × 15 × 0.7 mm	SOT950-1
LPC4088FET180	TFBGA180	thin fine-pitch ball grid array package; 180 balls	SOT570-3
LPC4088FBD144	LQFP144	plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1
<b>LPC4078</b>			
LPC4078FBD208	LQFP208	plastic low profile quad flat package; 208 leads; body 28 × 28 × 1.4 mm	SOT459-1
LPC4078FET208	TFBGA208	plastic thin fine-pitch ball grid array package; 208 balls; body 15 × 15 × 0.7 mm	SOT950-1
LPC4078FET180	TFBGA180	thin fine-pitch ball grid array package; 180 balls	SOT570-3
LPC4078FBD144	LQFP144	plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1
LPC4078FBD80	LQFP80	plastic low-profile quad package; 80 leads; body 12 × 12 × 1.4 mm	SOT315-1
LPC4078FBD100	LQFP100	plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm	SOT407-1
<b>LPC4076</b>			
LPC4076FET180	TFBGA180	thin fine-pitch ball grid array package; 180 balls	SOT570-3
LPC4076FBD144	LQFP144	plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1
<b>LPC4074</b>			
LPC4074FBD144	LQFP144	plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT486-1
LPC4074FBD80	LQFP80	plastic low-profile quad package; 80 leads; body 12 × 12 × 1.4 mm	SOT315-1
<b>LPC4072</b>			
LPC4072FET80	TFBGA80	plastic thin fine-pitch ball grid array package; 80 balls	SOT1328-1
LPC4072FBD80	LQFP80	plastic low-profile quad package; 80 leads; body 12 × 12 × 1.4 mm	SOT315-1

Table 2. Ordering options

Type number	Flash (kB)	SRAM (kB)	EEPROM (B)	EMC bus width (bit)	LCD	Ethernet	USB	CAN	UART	QEI	SD/MMC	Comparator	FPU	Package
<b>LPC4088</b>														
LPC4088FBD208	512	96	4032	32	yes	yes	H/O/D	2	5	yes	yes	yes	yes	LQFP208
LPC4088FET208	512	96	4032	32	yes	yes	H/O/D	2	5	yes	yes	yes	yes	TFBGA208
LPC4088FET180	512	96	4032	16	yes	yes	H/O/D	2	5	yes	yes	yes	yes	TFBGA180
LPC4088FBD144	512	96	4032	8	yes	yes	H/O/D	2	5	yes	yes	yes	yes	LQFP144
<b>LPC4078</b>														
LPC4078FBD208	512	96	4032	32	no	yes	H/O/D	2	5	yes	yes	yes	yes	LQFP208
LPC4078FET208	512	96	4032	32	no	yes	H/O/D	2	5	yes	yes	yes	yes	TFBGA208
LPC4078FET180	512	96	4032	16	no	yes	H/O/D	2	5	yes	yes	yes	yes	TFBGA180

## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration (LQFP208)




Fig 3. Pin configuration (LQFP144)






Fig 4. Pin configuration (LQFP100)



**6.2 Pin description**

I/O pins on the LPC408x/7x are 5 V tolerant and have input hysteresis unless otherwise indicated in the table below. Crystal pins, power pins, and reference voltage pins are not 5 V tolerant. In addition, when pins are selected to be ADC inputs, they are no longer 5 V tolerant and the input voltage must be limited to the voltage at the ADC positive reference pin (VREFP).

All port pins Pn[m] are multiplexed, and the multiplexed functions appear in Table 3 in the order defined by the FUNC bits of the corresponding IOCON register up to the highest used function number. Each port pin can support up to eight multiplexed functions. IOCON register FUNC values which are reserved are noted as “R” in the pin configuration table.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and [Table 5](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P0[13]	45	R2	J5	32	-	-	-	<sup>[5]</sup>	I; PU	I/O	<b>P0[13]</b> — General purpose digital input/output pin.
										O	<b>USB_UP_LED2</b> — USB port 2 GoodLink LED indicator. It is LOW when the device is configured (non-control endpoints enabled), or when the host is enabled and has detected a device on the bus. It is HIGH when the device is not configured, or when host is enabled and has not detected a device on the bus, or during global suspend. It transitions between LOW and HIGH (flashes) when the host is enabled and detects activity on the bus.
										I/O	<b>SSP1_MOSI</b> — Master Out Slave In for SSP1.
P0[14]	69	T7	M5	48	-	-	-	<sup>[3]</sup>	I; PU	I/O	<b>P0[14]</b> — General purpose digital input/output pin.
										O	<b>USB_HSTEN2</b> — Host Enabled status for USB port 2.
										I/O	<b>SSP1_SSEL</b> — Slave Select for SSP1.
P0[15]	128	J16	H13	89	62	47	F9	<sup>[3]</sup>	I; PU	I/O	<b>P0[15]</b> — General purpose digital input/output pin.
										O	<b>U1_TXD</b> — Transmitter output for UART1.
										I/O	<b>SSP0_SCK</b> — Serial clock for SSP0.
										-	<b>R</b> — Function reserved.
										-	<b>R</b> — Function reserved.
I/O	<b>SPIFI_IO[2]</b> — Data bit 0 for SPIFI.										

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and [Table 5](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P1[14]	184	A7	D8	128	89	70	C6	[3]	I; PU	I/O	<b>P1[14]</b> — General purpose digital input/output pin.
										I	<b>ENET_RX_ER</b> — Ethernet receive error (RMII/MII interface).
										-	<b>R</b> — Function reserved.
										I	<b>T2_CAP0</b> — Capture input for Timer 2, channel 0.
										-	<b>R</b> — Function reserved.
I	<b>CMP0_IN[0]</b> — Comparator 0, input 0.										
P1[15]	182	A8	A8	126	88	69	B6	[3]	I; PU	I/O	<b>P1[15]</b> — General purpose digital input/output pin.
										I	<b>ENET_RX_CLK (ENET_REF_CLK)</b> — Ethernet Receive Clock (MII interface) or Ethernet Reference Clock (RMII interface).
										-	<b>R</b> — Function reserved.
										I/O	<b>I2C2_SDA</b> — I <sup>2</sup> C2 data input/output (this pin does not use a specialized I2C pad).
P1[16]	180	D10	B8	125	87	-	-	[3]	I; PU	I/O	<b>P1[16]</b> — General purpose digital input/output pin.
										O	<b>ENET_MDC</b> — Ethernet MIIM clock.
										O	<b>I2S_TX_MCLK</b> — I2S transmit master clock.
										-	<b>R</b> — Function reserved.
										-	<b>R</b> — Function reserved.
										I	<b>CMP0_IN[1]</b> — Comparator 0, input 1.
P1[17]	178	A9	C9	123	86	-	-	[3]	I; PU	I/O	<b>P1[17]</b> — General purpose digital input/output pin.
										I/O	<b>ENET_MDIO</b> — Ethernet MIIM data input and output.
										O	<b>I2S_RX_MCLK</b> — I2S receive master clock.
										-	<b>R</b> — Function reserved.
										-	<b>R</b> — Function reserved.
										I	<b>CMP0_IN[2]</b> — Comparator 0, input 2.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and [Table 5](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P1[18]	66	P7	L5	46	32	25	K4	[3]	I; PU	I/O	<b>P1[18]</b> — General purpose digital input/output pin.
										O	<b>USB_UP_LED1</b> — It is LOW when the device is configured (non-control endpoints enabled), or when the host is enabled and has detected a device on the bus. It is HIGH when the device is not configured, or when host is enabled and has not detected a device on the bus, or during global suspend. It transitions between LOW and HIGH (flashes) when the host is enabled and detects activity on the bus.
										O	<b>PWM1[1]</b> — Pulse Width Modulator 1, channel 1 output.
										I	<b>T1_CAP0</b> — Capture input for Timer 1, channel 0.
										-	<b>R</b> — Function reserved.
I/O	<b>SSP1_MISO</b> — Master In Slave Out for SSP1.										
P1[19]	68	U6	P5	47	33	26	J4	[3]	I; PU	I/O	<b>P1[19]</b> — General purpose digital input/output pin.
										O	<b>USB_TX_E1</b> — Transmit Enable signal for USB port 1 (OTG transceiver).
										O	<b>USB_PPWR1</b> — Port Power enable signal for USB port 1.
										I	<b>T1_CAP1</b> — Capture input for Timer 1, channel 1.
										O	<b>MC_0A</b> — Motor control PWM channel 0, output A.
										I/O	<b>SSP1_SCK</b> — Serial clock for SSP1.
										O	<b>U2_OE</b> — RS-485/EIA-485 output enable signal for UART2.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and [Table 5](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P1[20]	70	U7	K6	49	34	27	J5	[3]	I; PU	I/O	<b>P1[20]</b> — General purpose digital input/output pin.
										O	<b>USB_TX_DP1</b> — D+ transmit data for USB port 1 (OTG transceiver).
										O	<b>PWM1[2]</b> — Pulse Width Modulator 1, channel 2 output.
										I	<b>QEI_PHA</b> — Quadrature Encoder Interface PHA input.
										I	<b>MC_FB0</b> — Motor control PWM channel 0 feedback input.
										I/O	<b>SSP0_SCK</b> — Serial clock for SSP0.
										O	<b>LCD_VD[6]</b> — LCD data.
										O	<b>LCD_VD[10]</b> — LCD data.
P1[21]	72	R8	N6	50	35	-	-	[3]	I; PU	I/O	<b>P1[21]</b> — General purpose digital input/output pin.
										O	<b>USB_TX_DM1</b> — D- transmit data for USB port 1 (OTG transceiver).
										O	<b>PWM1[3]</b> — Pulse Width Modulator 1, channel 3 output.
										I/O	<b>SSP0_SSEL</b> — Slave Select for SSP0.
										I	<b>MC_ABORT</b> — Motor control PWM, active low fast abort.
										-	<b>R</b> — Function reserved.
										O	<b>LCD_VD[7]</b> — LCD data.
										O	<b>LCD_VD[11]</b> — LCD data.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and [Table 5](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P1[22]	74	U8	M6	51	36	28	K5	[3]	I; PU	I/O	<b>P1[22]</b> — General purpose digital input/output pin.
										I	<b>USB_RCV1</b> — Differential receive data for USB port 1 (OTG transceiver).
										I	<b>USB_PWRD1</b> — Power Status for USB port 1 (host power switch).
										O	<b>T1_MAT0</b> — Match output for Timer 1, channel 0.
										O	<b>MC_0B</b> — Motor control PWM channel 0, output B.
										I/O	<b>SSP1_MOSI</b> — Master Out Slave In for SSP1.
										O	<b>LCD_VD[8]</b> — LCD data.
										O	<b>LCD_VD[12]</b> — LCD data.
P1[23]	76	P9	N7	53	37	29	H5	[3]	I; PU	I/O	<b>P1[23]</b> — General purpose digital input/output pin.
										I	<b>USB_RX_DP1</b> — D+ receive data for USB port 1 (OTG transceiver).
										O	<b>PWM1[4]</b> — Pulse Width Modulator 1, channel 4 output.
										I	<b>QEI_PHB</b> — Quadrature Encoder Interface PHB input.
										I	<b>MC_FB1</b> — Motor control PWM channel 1 feedback input.
										I/O	<b>SSP0_MISO</b> — Master In Slave Out for SSP0.
										O	<b>LCD_VD[9]</b> — LCD data.
										O	<b>LCD_VD[13]</b> — LCD data.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and [Table 5](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P2[3]	144	E16	E13	100	70	55	C10	[3]	I; PU	I/O	<b>P2[3]</b> — General purpose digital input/output pin.
										O	<b>PWM1[4]</b> — Pulse Width Modulator 1, channel 4 output.
										I	<b>U1_DCD</b> — Data Carrier Detect input for UART1.
										O	<b>T2_MAT2</b> — Match output for Timer 2, channel 2.
										-	<b>R</b> — Function reserved.
										O	<b>TRACEDATA[2]</b> — Trace data, bit 2.
										-	<b>R</b> — Function reserved.
										O	<b>LCD_FP</b> — Frame pulse (STN). Vertical synchronization pulse (TFT).
P2[4]	142	D17	E14	99	69	54	C9	[3]	I; PU	I/O	<b>P2[4]</b> — General purpose digital input/output pin.
										O	<b>PWM1[5]</b> — Pulse Width Modulator 1, channel 5 output.
										I	<b>U1_DSR</b> — Data Set Ready input for UART1.
										O	<b>T2_MAT1</b> — Match output for Timer 2, channel 1.
										-	<b>R</b> — Function reserved.
										O	<b>TRACEDATA[1]</b> — Trace data, bit 1.
										-	<b>R</b> — Function reserved.
										O	<b>LCD_ENAB_M</b> — STN AC bias drive or TFT data enable output.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and [Table 5](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P3[25]	56	U2	M3	39	27	-	-	[3]	I; PU	I/O	<b>P3[25]</b> — General purpose digital input/output pin.
										I/O	<b>EMC_D[25]</b> — External memory data line 25.
										O	<b>PWM1[2]</b> — Pulse Width Modulator 1, output 2.
										O	<b>T0_MAT0</b> — Match output for Timer 0, channel 0.
P3[26]	55	T3	K7	38	26	-	-	[3]	I; PU	I/O	<b>P3[26]</b> — General purpose digital input/output pin.
										I/O	<b>EMC_D[26]</b> — External memory data line 26.
										O	<b>PWM1[3]</b> — Pulse Width Modulator 1, output 3.
										O	<b>T0_MAT1</b> — Match output for Timer 0, channel 1.
P3[27]	203	A1	-	-	-	-	-	[3]	I; PU	I/O	<b>P3[27]</b> — General purpose digital input/output pin.
										I/O	<b>EMC_D[27]</b> — External memory data line 27.
										O	<b>PWM1[4]</b> — Pulse Width Modulator 1, output 4.
										I	<b>T1_CAP0</b> — Capture input for Timer 1, channel 0.
P3[28]	5	D2	-	-	-	-	-	[3]	I; PU	I/O	<b>P3[28]</b> — General purpose digital input/output pin.
										I/O	<b>EMC_D[28]</b> — External memory data line 28.
										O	<b>PWM1[5]</b> — Pulse Width Modulator 1, output 5.
										I	<b>T1_CAP1</b> — Capture input for Timer 1, channel 1.
P3[29]	11	F3	-	-	-	-	-	[3]	I; PU	I/O	<b>P3[29]</b> — General purpose digital input/output pin.
										I/O	<b>EMC_D[29]</b> — External memory data line 29.
										O	<b>PWM1[6]</b> — Pulse Width Modulator 1, output 6.
										O	<b>T1_MAT0</b> — Match output for Timer 1, channel 0.

### 7.16.3 USB OTG controller

USB OTG is a supplement to the *USB 2.0 Specification* that augments the capability of existing mobile devices and USB peripherals by adding host functionality for connection to USB peripherals.

The OTG Controller integrates the host controller, device controller, and a master-only I<sup>2</sup>C interface to implement OTG dual-role device functionality. The dedicated I<sup>2</sup>C interface controls an external OTG transceiver.

#### 7.16.3.1 Features

- Fully compliant with On-The-Go supplement to the *USB 2.0 Specification, Revision 1.0a*.
- Hardware support for Host Negotiation Protocol (HNP).
- Includes a programmable timer required for HNP and Session Request Protocol (SRP).
- Supports any OTG transceiver compliant with the *OTG Transceiver Specification (CEA-2011), Rev. 1.0*.

### 7.17 SD/MMC card interface

**Remark:** The SD/MMC card interface is available on parts LPC4088/78/76.

The Secure Digital and Multimedia Card Interface (MCI) allows access to external SD memory cards. The SD card interface conforms to the *SD Multimedia Card Specification Version 2.11*.

#### 7.17.1 Features

- The MCI provides all functions specific to the SD/MMC memory card. These include the clock generation unit, power management control, and command and data transfer.
- Conforms to *Multimedia Card Specification v2.11*.
- Conforms to *Secure Digital Memory Card Physical Layer Specification, v0.96*.
- Can be used as a multimedia card bus or a secure digital memory card bus host. The SD/MMC can be connected to several multimedia cards or a single secure digital memory card.
- DMA supported through the GPDMA controller.

### 7.18 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

LPC408x/7x use accelerated GPIO functions:

- GPIO registers are accessed through the AHB multilayer bus so that the fastest possible I/O timing can be achieved.

The second option uses two power supplies; a 3.3 V supply for the I/O pads ( $V_{DD(3V3)}$ ) and a dedicated 3.3 V supply for the CPU ( $V_{DD(REG)(3V3)}$ ). Having the on-chip voltage regulator powered independently from the I/O pad ring enables shutting down of the I/O pad power supply “on the fly” while the CPU and peripherals stay active.

The VBAT pin supplies power only to the RTC domain. The RTC requires a minimum of power to operate, which can be supplied by an external battery. The device core power ( $V_{DD(REG)(3V3)}$ ) is used to operate the RTC whenever  $V_{DD(REG)(3V3)}$  is present. There is no power drain from the RTC battery when  $V_{DD(REG)(3V3)}$  is available and  $V_{DD(REG)(3V3)} > V_{BAT}$ .






Fig 11. Power distribution

**Table 11. Static characteristics ...continued**  
*T<sub>amb</sub> = -40 °C to +85 °C, unless otherwise specified.*

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
<b>Standard port pins, RESET</b>							
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled		-	0.5	10	nA
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = V <sub>DD(3V3)</sub> ; on-chip pull-down resistor disabled		-	0.5	10	nA
V <sub>I</sub>	input voltage	pin configured to provide a digital function	<sup>[15][16]</sup> <sub>[17]</sub>	0	-	5.0	V
V <sub>O</sub>	output voltage	output active		0	-	V <sub>DD(3V3)</sub>	V
V <sub>IH</sub>	HIGH-level input voltage			0.7V <sub>DD(3V3)</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	0.3V <sub>DD(3V3)</sub>	V
V <sub>hys</sub>	hysteresis voltage			0.4	-	-	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -4 mA		V <sub>DD(3V3)</sub> - 0.45	-	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA		-	-	0.45	V
I <sub>OH</sub>	HIGH-level output current	V <sub>OH</sub> = V <sub>DD(3V3)</sub> - 0.4 V		-4	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		4	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	V <sub>OH</sub> = 0 V	<sup>[18]</sup>	-	-	-50	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	V <sub>OL</sub> = V <sub>DD(3V3)</sub>	<sup>[18]</sup>	-	-	60	mA
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V		10	50	150	μA
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V		-15	-50	-85	μA
		V <sub>DD(3V3)</sub> < V <sub>I</sub> < 5 V		0	0	0	μA
<b>I<sup>2</sup>C-bus pins (P0[27] and P0[28])</b>							
V <sub>IH</sub>	HIGH-level input voltage			0.7V <sub>DD(3V3)</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	0.3V <sub>DD(3V3)</sub>	V
V <sub>hys</sub>	hysteresis voltage			-	0.05 × V <sub>DD(3V3)</sub>	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OLS</sub> = 3 mA		-	-	0.4	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>DD(3V3)</sub>	<sup>[19]</sup>	-	2	4	μA
		V <sub>I</sub> = 5 V		-	10	22	μA
<b>USB pins</b>							
I <sub>OZ</sub>	OFF-state output current	0 V < V <sub>I</sub> < 3.3 V	<sup>[20]</sup>	-	-	±10	μA
V <sub>BUS</sub>	bus supply voltage		<sup>[20]</sup>	-	-	5.25	V
V <sub>DI</sub>	differential input sensitivity voltage	(D+) - (D-)	<sup>[20]</sup>	0.2	-	-	V

10.1 Power consumption



**Table 12. Power consumption for individual analog and digital blocks ...continued**  
 $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{DD(REG)(3V3)} = V_{DD(3V3)} = V_{DDA} = 3.3\text{ V}$ ;  $PCLK = CCLK/4$ .

Peripheral	Conditions	Typical supply current in mA		
		12 MHz <sup>[1]</sup>	48 MHz <sup>[1]</sup>	120 MHz <sup>[2]</sup>
Motor control PWM		0.04	0.15	0.36
I2C0		0.01	0.03	0.08
I2C1		0.01	0.03	0.1
I2C2		0.01	0.03	0.08
I2C0 + I2C1 + I2C2		0.02	0.1	0.26
SSP0		0.03	0.1	0.26
SSP1		0.02	0.11	0.27
DAC		0.3	0.31	0.33
ADC (12 MHz clock)		1.51	1.61	1.7
Comparator		0.01	0.03	0.06
CAN1		0.11	0.44	1.08
CAN2		0.1	0.4	0.98
CAN1 + CAN2		0.15	0.59	1.44
DMA	PCLK = CCLK	1.1	4.27	10.27
QEI		0.02	0.11	0.28
GPIO		0.4	1.72	4.16
LCD		0.99	3.84	9.25
I2S		0.04	0.18	0.46
EMC		0.82	3.17	7.63
RTC		0.01	0.01	0.05
USB + PLL1		0.62	0.97	1.67
Ethernet	PCENET bit set to 1 in the PCONP register	0.54	2.08	5.03
SPIFI	SPIFICKSEL register is set to 0x1	0.89	3.44	8.15

[1] Boost control bits in the PBOOST register set to 0x0 (see *LPC178x/7x User manual UM10470*).

[2] Boost control bits in the PBOOST register set to 0x3 (see *LPC178x/7x User manual UM10470*).




Fig 21. External static memory burst read cycle




Fig 34. USB interface on a self-powered device




Fig 35. USB interface on a bus-powered device




Fig 36. USB OTG port configuration: port 1 OTG dual-role device, port 2 host

In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (Figure 40), with an amplitude between 200 mV(RMS) and 1000 mV(RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTALOUT pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 41 and in Table 34 and Table 35. Since the feedback resistance is integrated on chip, only a crystal and the capacitances  $C_{X1}$  and  $C_{X2}$  need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by  $L$ ,  $C_L$  and  $R_S$ ). Capacitance  $C_P$  in Figure 41 represents the parallel package capacitance and should not be larger than 7 pF. Parameters  $F_{OSC}$ ,  $C_L$ ,  $R_S$  and  $C_P$  are supplied by the crystal manufacturer.




Fig 41. Oscillator modes and models: oscillation mode of operation and external crystal model used for  $C_{X1}/C_{X2}$  evaluation

Table 34. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters): low frequency mode

Fundamental oscillation frequency $F_{OSC}$	Crystal load capacitance $C_L$	Maximum crystal series resistance $R_S$	External load capacitors $C_{X1}/C_{X2}$
1 MHz to 5 MHz	10 pF	< 300 $\Omega$	18 pF, 18 pF
	20 pF	< 300 $\Omega$	39 pF, 39 pF
	30 pF	< 300 $\Omega$	57 pF, 57 pF
5 MHz to 10 MHz	10 pF	< 300 $\Omega$	18 pF, 18 pF
	20 pF	< 200 $\Omega$	39 pF, 39 pF
	30 pF	< 100 $\Omega$	57 pF, 57 pF
10 MHz to 15 MHz	10 pF	< 160 $\Omega$	18 pF, 18 pF
	20 pF	< 60 $\Omega$	39 pF, 39 pF
15 MHz to 20 MHz	10 pF	< 80 $\Omega$	18 pF, 18 pF

### 14. Package outline

LQFP208; plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm

SOT459-1




Fig 45. Package outline SOT459-1 (LQFP208)