

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	-
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 8x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4076fbd144e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Semiconductors N.V. 2017. All rights reserved.

Rev. 3 – 11 January 2017 aocument is subject to lega

 Table 3.
 Pin description

 Not all functions are available on all parts. See <u>Table 2</u> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <u>Table 5</u> (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
P0[0] to P0[31]										I/O	<b>Port 0:</b> Port 0 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the pin connect block.
P0[0]	94	U15	M10	66	46	37	J9	[3]	I; PU	I/O	P0[0] — General purpose digital input/output pin.
										I	CAN_RD1 — CAN1 receiver input.
										0	U3_TXD — Transmitter output for UART3.
										I/O	I2C1_SDA — I <sup>2</sup> C1 data input/output (this pin does not use a specialized I2C pad).
										0	<b>U0_TXD</b> — Transmitter output for UART0.
P0[1]	96	T14	N11	67	47	38	J10	[3]	I; PU	I/O	P0[1] — General purpose digital input/output pin.
										0	CAN_TD1 — CAN1 transmitter output.
										I	U3_RXD — Receiver input for UART3.
										I/O	<b>I2C1_SCL</b> — I <sup>2</sup> C1 clock input/output (this pin does not use a specialized I2C pad).
										I	<b>U0_RXD</b> — Receiver input for UART0.
P0[2]	202	C4	D5	141	98	79	A2	[3]	I; PU	I/O	P0[2] — General purpose digital input/output pin.
										0	<b>U0_TXD</b> — Transmitter output for UART0.
										0	U3_TXD — Transmitter output for UART3.
P0[3]	204	D6	A3	142	99	80	A1	[3]	I; PU	I/O	P0[3] — General purpose digital input/output pin.
										I	<b>U0_RXD</b> — Receiver input for UART0.
										I	<b>U3_RXD</b> — Receiver input for UART3.

32-bit ARM Cortex-M4 microcontroller

LPC408X Product data sheet

32-bit ARM Cortex-M4 microcontroller LPC408x/7x

 Table 3.
 Pin description ...continued

 Not all functions are available on all parts. See <a href="mailto:Table 2">Table 2</a> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <a href="mailto:Table 5">Table 5</a> (EMC pins).

IX_7X	Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
	P0[20]	120	M17	K14	83	58	-	-	[3]	I; PU	I/O	P0[20] — General purpose digital input/output pin.
											0	<b>U1_DTR</b> — Data Terminal Ready output for UART1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART1.
											I/O	<b>SD_CMD</b> — Command line for SD card interface.
All infor											I/O	<b>I2C1_SCL</b> — I <sup>2</sup> C1 clock input/output (this pin does not use a specialized I2C pad).
rmation											-	R — Function reserved.
provid											-	R — Function reserved.
ed in th											-	R — Function reserved.
iis docu											0	LCD_VD[14] — LCD data.
iment i	P0[21]	118	M16	K11	82	57	-	-	[3]	I; PU	I/O	<b>P0[21]</b> — General purpose digital input/output pin.
s subje											I	<b>U1_RI</b> — Ring Indicator input for UART1.
All information provided in this document is subject to legal disclaimers											0	<b>SD_PWR</b> — Power Supply Enable for external SD card power supply.
lisclaimers.											0	<b>U4_OE</b> — RS-485/EIA-485 output enable signal for UART4.
											I	CAN_RD1 — CAN1 receiver input.
											I/O	<b>U4_SCLK</b> — USART 4 clock input or output in synchronous mode.
© N	P0[22]	116	N17	L14	80	56	44	H10	[6]	I; PU	I/O	P0[22] — General purpose digital input/output pin.
© NXP Semiconductors N.V. 2017. All rights reserved											0	<b>U1_RTS</b> — Request to Send output for UART1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART1.
tors N.											I/O	<b>SD_DAT[0]</b> — Data line 0 for SD card interface.
V. 2017. All											0	<b>U4_TXD</b> — Transmitter output for USART4 (input/output in smart card mode).
rights r											0	CAN_TD1 — CAN1 transmitter output.
eserve											0	SPIFI_CLK — Clock output for SPIFI.

LPC408X Product data sheet

Rev. 3 11 January 2017

18 of 140

onductors N.V. 2017. All rights reserved. 19 of 140

Rev. 3 — 11 January 2017

F

 Table 3.
 Pin description ...continued

 Not all functions are available on all parts. See <u>Table 2</u> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <u>Table 5</u> (EMC pins).

3X_7X	Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
	P0[23]	18	H1	F5	13	9	-	-	[5]	I; PU	I/O	P0[23] — General purpose digital input/output pin.
											I	<b>ADC0_IN[0]</b> — A/D converter 0, input 0. When configured as an ADC input, the digital function of the pin must be disabled.
All inf											I/O	<b>I2S_RX_SCK</b> — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I</i> <sup>2</sup> S-bus specification.
ormatic											I	T3_CAP0 — Capture input for Timer 3, channel 0.
on prov	P0[24]	16	G2	E1	11	8	-	-	[5]	I; PU	I/O	P0[24] — General purpose digital input/output pin.
ided in this docu											1	<b>ADC0_IN[1]</b> — A/D converter 0, input 1. When configured as an ADC input, the digital function of the pin must be disabled.
All information provided in this document is subject to legal disclaimers											I/O	<b>I2S_RX_WS</b> — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I</i> <sup>2</sup> S-bus specification.
o legal											I	T3_CAP1 — Capture input for Timer 3, channel 1.
disclair	P0[25]	14	F1	E4	10	7	7	D1	[5]	I; PU	I/O	P0[25] — General purpose digital input/output pin.
ners.											1	<b>ADC0_IN[2]</b> — A/D converter 0, input 2. When configured as an ADC input, the digital function of the pin must be disabled.
© NXF											I/O	<b>I2S_RX_SDA</b> — Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I</i> <sup>2</sup> <i>S</i> - <i>bus specification</i> .
© NXP Semico											0	U3_TXD — Transmitter output for UART3.

32-bit ARM Cortex-M4 microcontroller LPC408x/7x

 Table 3.
 Pin description ...continued

 Not all functions are available on all parts. See <a href="Table 2">Table 2</a> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <a href="Table 5">Table 5</a> (EMC pins).

<sup>2</sup> Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
P0[26]	12	E1	D1	8	6	6	D2	[7]	I; PU	I/O	<b>P0[26]</b> — General purpose digital input/output pin.
										I	<b>ADC0_IN[3]</b> — A/D converter 0, input 3. When configured as an ADC input, the digital function of the pin must be disabled.
All inf										0	<b>DAC_OUT</b> — D/A converter output. When configured as the DAC output, the digital function of the pin must be disabled.
ormatic										I	U3_RXD — Receiver input for UART3.
P0[27]	50	T1	L3	35	25	-	-	[8]	I	I/O	P0[27] — General purpose digital input/output pin.
All information provided in this document is subject to legal disclaimers										I/O	<b>I2C0_SDA</b> — I <sup>2</sup> C0 data input/output. (This pin uses a specialized I2C pad).
locument is										I/O	<b>USB_SDA1</b> — I2C serial data for communication with an external USB transceiver.
<u>لله </u> P0[28]	48	R3	M1	34	24	-	-	[8]	I	I/O	P0[28] — General purpose digital input/output pin.
t to legal di										I/O	<b>I2C0_SCL</b> — I <sup>2</sup> C0 clock input/output (this pin uses a specialized I2C pad.
sclaim ers.										I/O	<b>USB_SCL1</b> — I2C serial clock for communication with an external USB transceiver.
P0[29]	61	U4	K5	42	29	22	J3	[9]	I	I/O	P0[29] — General purpose digital input/output pin.
										I/O	<b>USB_D+1</b> — USB port 1 bidirectional D+ line.
										I	EINT0 — External interrupt 0 input.
<sup>©</sup> <sub>Ž</sub> P0[30]	62	R6	N4	43	30	23	K3	[9]	I	I/O	P0[30] — General purpose digital input/output pin.
Semico										I/O	USB_D-1 — USB port 1 bidirectional D- line.
nduct										I	EINT1 — External interrupt 1 input.
<sup>9</sup> <sub>Z</sub> P0[31]	51	T2	N1	36	-	-	-	[9]	I	I/O	<b>P0[31]</b> — General purpose digital input/output pin.
. 2017.										I/O	<b>USB_D+2</b> — USB port 2 bidirectional D+ line.
PO[30]           PO[31]           PO[31]           P1[0] to P1[31]										I/O	<b>Port 1:</b> Port 1 is a 32 bit I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block

Product data sheet

Rev. 3 — 11 January 2017

11 rights reserved. 20 of 140

32-bit ARM Cortex-M4 microcontroller LPC408x/7x

 Table 3.
 Pin description ...continued

 Image: Section 2...continued
 Image: Section 2...continued

 Image: Section 2...continued
 Image: Section 2....continued

 I

(_7X	Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
	P1[24]	78	Т9	P7	54	38	30	J6	[3]	I; PU	I/O	P1[24] — General purpose digital input/output pin.
											I	<b>USB_RX_DM1</b> — D- receive data for USB port 1 (OTG transceiver).
											0	<b>PWM1[5]</b> — Pulse Width Modulator 1, channel 5 output.
											I	<b>QEI_IDX</b> — Quadrature Encoder Interface INDEX input.
All in											I	<b>MC_FB2</b> — Motor control PWM channel 2 feedback input.
formati											I/O	SSP0_MOSI — Master Out Slave in for SSP0.
on prov											0	LCD_VD[10] — LCD data.
rided in											0	LCD_VD[14] — LCD data.
this do	P1[25]	80	T10	L7	56	39	31	K6	[3]	I; PU	I/O	P1[25] — General purpose digital input/output pin.
All information provided in this document is subject to legal disclaimers											0	<b>USB_LS1</b> — Low Speed status for USB port 1 (OTG transceiver).
subjec											0	<b>USB_HSTEN1</b> — Host Enabled status for USB port 1.
t to lega											0	T1_MAT1 — Match output for Timer 1, channel 1.
al discla											0	MC_1A — Motor control PWM channel 1, output A.
aimers.											0	CLKOUT — Selectable clock output.
											0	LCD_VD[11] — LCD data.
											0	LCD_VD[15] — LCD data.
	P1[26]	82	R10	P8	57	40	32	H6	[3]	I; PU	I/O	P1[26] — General purpose digital input/output pin.
© NXP Semiconductors N.V. 2017. All rights reserve											0	<b>USB_SSPND1</b> — USB port 1 Bus Suspend status (OTG transceiver).
emicor											0	<b>PWM1[6]</b> — Pulse Width Modulator 1, channel 6 output.
ductor											I	T0_CAP0 — Capture input for Timer 0, channel 0.
s N.V. 2											0	MC_1B — Motor control PWM channel 1, output B.
2017. A											I/O	SSP1_SSEL — Slave Select for SSP1.
II rights											0	LCD_VD[12] — LCD data.
resen											0	LCD_VD[20] — LCD data.

Product data sheet

Rev. 3

— 11 January 2017

11 rights reserved. 28 of 140

32-bit ARM Cortex-M4 microcontroller LPC408x/7x

### Pin description ... continued

 Table 3.
 Pin description ...continued

 Not all functions are available on all parts. See <u>Table 2</u> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <u>Table 5</u> (EMC pins).

74	Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
	P5[4]	206	C3	C4	143	100	-	-	[3]	I; PU	I/O	P5[4] — General purpose digital input/output pin.
											0	<b>U0_OE</b> — RS-485/EIA-485 output enable signal for UART0.
											-	R — Function reserved.
											0	T3_MAT3 — Match output for Timer 3, channel 3.
											0	<b>U4_TXD</b> — Transmitter output for USART4 (input/outp in smart card mode).
ation provid	JTAG_TDO (SWO)	2	D3	B1	1	1	1	B2	[3]		0	Test Data Out for JTAG interface. Also used as Serial v trace output.
had in th	JTAG_TDI	4	C2	C3	3	2	2	B1	[3]		I	Test Data In for JTAG interface.
	JTAG_TMS (SWDIO)	6	E3	C2	4	3	3	C2	[3]		I	Test Mode Select for JTAG interface. Also used as Sel wire debug data input/output.
tio o d	JTAG_TRST	8	D1	D4	5	4	4	C1	[3]		I	Test Reset for JTAG interface.
All information provided in this document is subject to local disclaimer	JTAG_TCK (SWDCLK)	10	E2	D2	7	5	5	D3	[3]		I	Test Clock for JTAG interface. This clock must be slow than 1 /6 of the CPU clock (CCLK) for the JTAG interfa to operate. Also used as serial wire clock.
	RESET	35	M2	J1	24	17	14	G3	[12]		I	External reset input with 20 ns glitch filter. A LOW-goir pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their defa states, and processor execution to begin at address 0. This pin also serves as the debug select input. LOW le selects the JTAG boundary scan. HIGH level selects the ARM SWD debug mode.
NVD Somiconductors NIV 2017 All rights recorded	RSTOUT	29	КЗ	H2	20	14	11	F1	[3]		0	Reset status output. A LOW output on this pin indicate that the device is in the reset state for any reason. This reflects the RESET input pin and all internal reset sour
- NIV 2017	RTC_ALARM	37	N1	H5	26	-	-	-	[13]		0	RTC controlled output. This is a 1.8 V pin. It goes HIG when a RTC alarm is generated.
All rights	RTCX1	34	K2	J2	23	16	13	F2	[14] [15]		I	Input to the RTC 32 kHz ultra-low power oscillator circ

Product data sheet

### 32-bit ARM Cortex-M4 microcontroller

- [9] Not 5 V tolerant. Pad provides digital I/O and USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only).
- [10] 5 V tolerant pad with 5 ns glitch filter providing digital I/O functions with TTL levels and hysteresis.
- [11] Open-drain 5 V tolerant digital I/O pad, compatible with I<sup>2</sup>C-bus 1 MHz specification. It requires an external pull-up to provide output functionality. When power is switched off, this pin connected to the I<sup>2</sup>C-bus is floating and does not disturb the I<sup>2</sup>C lines. Open-drain configuration applies to all functions on this pin.
- [12] 5 V tolerant pad with 20 ns glitch filter providing digital I/O function with TTL levels and hysteresis.
- [13] This pad can be powered from VBAT.
- [14] Pad provides special analog functionality. A 32 kHz crystal oscillator must be used with the RTC. An external clock (32 kHz) can't be used to drive the RTCX1 pin.
- [15] If the RTC is not used, these pins can be left floating.
- [16] When the main oscillator is not used, connect XTAL1 and XTAL2 as follows: XTAL1 can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTAL2 should be left floating.

### 7. Functional description

### 7.1 Architectural overview

The ARM Cortex-M4 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus. The I-code and D-code core buses are faster than the system bus and are used similarly to Tightly Coupled Memory (TCM) interfaces: one bus dedicated for instruction fetch (I-code) and one bus for data access (D-code). The use of two core buses allows for simultaneous operations if concurrent operations target different devices.

The LPC408x/7x use a multi-layer AHB matrix to connect the ARM Cortex-M4 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.

### 7.2 ARM Cortex-M4 processor

The ARM Cortex-M4 processor is running at frequencies of up to 120 MHz. The processor executes the Thumb-2 instruction set for optimal performance and code size, including hardware division, single-cycle multiply, and bit-field manipulation. A Memory Protection Unit (MPU) supporting eight regions is included.

### 7.3 ARM Cortex-M4 Floating Point Unit (FPU)

Remark: The FPU is available on parts LP4088/78/76.

The FPU supports single-precision floating-point computation functionality in compliance with the ANSI/IEEE Standard 754-2008. The FPU provides add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also performs a variety of conversions between fixed-point, floating-point, and integer data formats.

### 7.4 On-chip flash program memory

The LPC408x/7x contain up to 512 kB of on-chip flash program memory. A new two-port flash accelerator maximizes performance for use with the two fast AHB-Lite buses.

### 32-bit ARM Cortex-M4 microcontroller

### 7.11.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 16/20/26 address lines wide static memory support.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
  - Asynchronous page mode read.
  - Programmable Wait States.
  - Bus turnaround delay.
  - Output enable and write enable delays.
  - Extended wait.
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control EMC\_CKE and EMC\_CLK outputs to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.
- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. That is typical 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.
- Separate reset domains allow the for auto-refresh through a chip reset if desired.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

### 7.12 General purpose DMA controller

The GPDMA is an AMBA AHB compliant peripheral allowing selected peripherals to have DMA support.

The GPDMA enables peripheral-to-memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. The source and destination areas can each be either a memory region or a peripheral and can be accessed through the AHB master. The GPDMA controller allows data transfers between the various on-chip SRAM areas and supports the SD/MMC card interface, all SSPs, the I<sup>2</sup>S, all UARTs, the A/D Converter, and the D/A Converter peripherals. DMA can also be triggered by selected timer match conditions. Memory-to-memory transfers and transfers to or from GPIO are supported.

### 7.12.1 Features

- Eight DMA channels. Each channel can support an unidirectional transfer.
- 16 DMA request lines.

56 of 140

### 32-bit ARM Cortex-M4 microcontroller

- Buffered output.
- Power-down mode.
- Selectable output drive.
- Dedicated conversion timer.
- DMA support.

### 7.21 Comparator

Remark: The comparator is available on parts LPC4088/7876.

Two embedded comparators are available to compare the voltage levels on external pins or against internal voltages. Up to four voltages on external pins and several internal reference voltages are selectable on each comparator. Additionally, two of the external inputs can be selected to drive an input common on both comparators.

### 7.21.1 Features

- Up to five selectable external sources per comparator; fully configurable on either positive or negative comparator input channels.
- 0.9 V internal band gap reference voltage selectable as either positive or negative input on each comparator.
- 32-stage voltage ladder internal reference for selectable voltages on each comparator; configurable on either positive or negative comparator input.
- Voltage ladder source voltage is selectable from an external pin or the 3.3 V analog voltage supply.
- Voltage ladder can be separately powered down for applications only requiring the comparator function.
- Relaxation oscillator circuitry output, for a 555 style timer operation.
- Individual comparator outputs can be connected to I/O pins.
- Separate interrupt for each comparator.
- Edge and level comparator outputs connect to two timers allowing edge counting while a level match has been asserted or measuring the time between two voltage trip points.

### 7.22 UART0/1/2/3 and USART4

**Remark:** UART0/1/2/3 are available on all parts. USART4 is available on parts LPC4088/78/76.

The LPC408x/7x contain five UARTs. In addition to standard transmit and receive data lines, UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

The UARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

### 7.22.1 Features

• Maximum UART data bit rate of 7.5 MBit/s.

LPC408X 7X

© NXP Semiconductors N.V. 2017. All rights reserved.

### 32-bit ARM Cortex-M4 microcontroller

### 7.36.3 Wake-up timer

The LPC408x/7x begin operation at power-up and when awakened from Power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

When the main oscillator is initially activated, the wake-up timer allows software to ensure that the main oscillator is fully functional before the processor uses it as a clock source and starts to execute instructions. This is important at power on, all types of reset, and whenever any of the aforementioned functions are turned off for any reason. Since the oscillator and other functions are turned off during Power-down mode, any wake-up of the processor from Power-down mode makes use of the wake-up Timer.

The wake-up timer monitors the crystal oscillator to check whether it is safe to begin code execution. When power is applied to the chip, or when some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufficient amplitude to drive the clock logic. The amount of time depends on many factors, including the rate of  $V_{DD(3V3)}$  ramp (in the case of power on), the type of crystal and its electrical characteristics (if a quartz crystal is used), as well as any other external circuitry (e.g., capacitors), and the characteristics of the oscillator itself under the existing ambient conditions.

### 7.36.4 Power control

The LPC408x/7x support a variety of power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, the peripheral power control allows shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Each of the peripherals has its own clock divider which provides even better power control.

The integrated PMU (Power Management Unit) automatically adjusts internal regulators to minimize power consumption during Sleep, Deep-sleep, Power-down, and Deep power-down modes.

The LPC408x/7x also implement a separate power domain to allow turning off power to the bulk of the device while maintaining operation of the RTC and a small set of registers for storing data during any of the power-down modes.

### 7.36.4.1 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence other than re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

### 32-bit ARM Cortex-M4 microcontroller

### Table 7. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>i(VREFP)</sub>	input voltage on pin VREFP			-0.5	+4.6	V
V <sub>IA</sub>	analog input voltage	on ADC related pins		-0.5	+5.1	V
VI	input voltage	5 V tolerant digital I/O pins;	[2]	-0.5	+5.5	V
		$V_{DD(3V3)} \ge 2.4V$				
		$V_{DD(3V3)} = 0 V$		-0.5	+3.6	V
		other I/O pins	[2][3]	-0.5	V <sub>DD(3V3)</sub> + 0.5	V
I <sub>DD</sub>	supply current	per supply pin		-	100	mA
I <sub>SS</sub>	ground current	per ground pin		-	100	mA
I <sub>latch</sub>	I/O latch-up current	$\begin{array}{l} -(0.5V_{DD(3V3)}) < V_{I} \\ < (1.5V_{DD(3V3)}); \\ T_{j} < 125 \ ^{\circ}C \end{array}$		-	100	mA
T <sub>stg</sub>	storage temperature	non-operating	[4]	-65	+150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	human body model; all pins	<u>[5]</u>	-	4000	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] Not to exceed 4.6 V.

[4] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on the required shelf lifetime. Please refer to the JEDEC spec for further details.

[5] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

### 9. Thermal characteristics

The average chip junction temperature,  $T_j$  (°C), can be calculated using the following equation:

$$T_{i} = T_{amb} + (P_{D} \times R_{th(i-a)})$$

- T<sub>amb</sub> = ambient temperature (°C),
- R<sub>th(j-a)</sub> = the package junction-to-ambient thermal resistance (°C/W)
- P<sub>D</sub> = sum of internal and I/O power dissipation

(1)

### 32-bit ARM Cortex-M4 microcontroller

### 10. Static characteristics

### Table 11. Static characteristics

 $T_{amb} = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
Supply pins							
V <sub>DD(3V3)</sub>	supply voltage (3.3 V)	external rail	[2]	2.4	3.3	3.6	V
V <sub>DD(REG)(3V3)</sub>	regulator supply voltage (3.3 V)			2.4	3.3	3.6	V
V <sub>DDA</sub>	analog 3.3 V pad supply voltage		[3]	2.7	3.3	3.6	V
V <sub>i(VBAT)</sub>	input voltage on pin VBAT		<u>[4]</u>	2.1	3.0	3.6	V
V <sub>i(VREFP)</sub>	input voltage on pin VREFP		[3]	2.7	3.3	V <sub>DDA</sub>	V
I <sub>DD(REG)</sub> (3V3)	regulator supply current (3.3 V)	active mode; code while(1){} executed from flash; all peripherals disabled PCLK = CCLK/4					
		CCLK = 12 MHz; PLL disabled	<u>[5][6]</u>	-	7.5	-	mA
		CCLK = 120 MHz; PLL enabled	<u>[5][7]</u>	-	56	-	mA
		active mode; code					
		while(1){}					
		executed from flash; all peripherals enabled; PCLK = CCLK/4					
		CCLK = 12 MHz; PLL disabled	[5][6]		14	-	-
		CCLK = 120 MHz; PLL enabled	[5][7]		120	-	mA
		Sleep mode	[5][8]	-	5.5	-	mA
		Deep-sleep mode	[5][9]		550	1200	μA
		Power-down mode	[5][9]	-	280	600	μA
I <sub>BAT</sub>	battery supply current	RTC running; part powered down; V <sub>DD(REG)(3V3)</sub> =0 V; V <sub>i(VBAT)</sub> = 3.0 V;	[10]	-			
		$\label{eq:VDD(3V3)} \begin{array}{ c c c }\hline V_{DD(3V3)} = 0 \ V. \\ \hline part powered; \\ V_{DD(REG)(3V3)} = 3.3 \ V; \\ V_{i(VBAT)} = 3.0 \ V \end{array}$	[11]		1 <10	9	μA nA

### 32-bit ARM Cortex-M4 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
V <sub>CM</sub>	differential common mode voltage range	includes V <sub>DI</sub> range	[20]	0.8	-	2.5	V
V <sub>th(rs)se</sub>	single-ended receiver switching threshold voltage		[20]	0.8	-	2.0	V
V <sub>OL</sub>	LOW-level output voltage for low-/full-speed	$R_L$ of 1.5 k $\Omega$ to 3.6 V	[20]	-	-	0.18	V
V <sub>OH</sub>	HIGH-level output voltage (driven) for low-/full-speed	$R_L$ of 15 k $\Omega$ to GND	[20]	2.8	-	3.5	V
C <sub>trans</sub>	transceiver capacitance	pin to GND	[20]	-	-	20	pF
Oscillator pi	ns (see <u>Section 13.2</u> )	+			ŧ	ŧ	
V <sub>i(XTAL1)</sub>	input voltage on pin XTAL1			-0.5	1.8	1.95	V
V <sub>o(XTAL2)</sub>	output voltage on pin XTAL2			-0.5	1.8	1.95	V
V <sub>i(RTCX1)</sub>	input voltage on pin RTCX1			-0.5	-	3.6	V
V <sub>o(RTCX2)</sub>	output voltage on pin RTCX2			-0.5	-	3.6	V

#### **Table 11.** Static characteristics ... continued $T_{amb} = -40$ °C to +85 °C, unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.


[2] For USB operation 3.0 V  $\leq$  V<sub>DD((3V3)</sub>  $\leq$  3.6 V. Guaranteed by design.

- [3]  $V_{DDA}$  and VREFP should be tied to  $V_{DD(3V3)}$  if the ADC and DAC are not used.
- [4] The RTC typically fails when  $V_{i(VBAT)}$  drops below 1.6 V.
- [5]  $V_{DD(REG)(3V3)} = 3.3 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$  for all power consumption measurements.
- [6] Boost control bits in the PBOOST register set to 0x0 (see LPC408x/7x User manual).
- [7] Boost control bits in the PBOOST register set to 0x3 (see LPC408x/7x User manual).
- [8] IRC running at 12 MHz; main oscillator and PLL disabled; PCLK = CCLK/4.
- [9] BOD disabled.
- [10] On pin VBAT;  $V_{DD(REG)(3V3)} = V_{DD(3V3)} = V_{DDA} = 0$ ;  $T_{amb} = 25 \text{ °C}$ .
- [11] On pin VBAT;  $V_{DD(REG)(3V3)} = V_{DD(3V3)} = V_{DDA} = 3.3 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ .
- [12] All internal pull-ups disabled. All pins configured as output and driven LOW. V<sub>DD(3V3)</sub> = 3.3 V; T<sub>amb</sub> = 25 °C.
- [13]  $V_{DDA}$  = 3.3 V;  $T_{amb}$  = 25 °C.
- [14]  $V_{i(VREFP)} = 3.3 \text{ V}; T_{amb} = 25 \text{ °C}.$
- [15] Including voltage on outputs in 3-state mode.
- [16]  $V_{DD(3V3)}$  supply voltages must be present.
- [17] 3-state outputs go into 3-state mode in Deep power-down mode.
- [18] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [19] To  $V_{\text{SS}}.$
- $\label{eq:20} \mbox{[20]} \ \ 3.0 \ \mbox{V} \leq \mbox{V}_{DD(3V3)} \leq 3.6 \ \mbox{V}.$

Product data sheet

© NXP Semiconductors N.V. 2017. All rights reserved.

### 32-bit ARM Cortex-M4 microcontroller



### 11.8 I<sup>2</sup>S-bus interface

### Table 24. Dynamic characteristics: I<sup>2</sup>S-bus interface pins


 $C_L = 10 \text{ pF}, T_{amb} = -40 \text{ °C to } 85 \text{ °C}, V_{DD(3V3)} = 3.0 \text{ V to } 3.6 \text{ V}.$  Values guaranteed by design.

Symbol	Parameter	Conditions		Min	Max	Unit
common	to input and output				<b>I</b>	
t <sub>r</sub>	rise time		[1]	-	6.7	ns
t <sub>f</sub>	fall time		[1]	-	8.0	ns
t <sub>WH</sub>	pulse width HIGH	on pins I2S_TX_SCK and I2S_RX_SCK	<u>[1]</u>	25	-	-
t <sub>WL</sub>	pulse width LOW	on pins I2S_TX_SCK and I2S_RX_SCK	[1]	-	25	ns
output						
t <sub>v(Q)</sub>	data output valid time	on pin I2S_TX_SDA;	[1]	-	6	ns
input						
t <sub>su(D)</sub>	data input set-up time	on pin I2S_RX_SDA	[1]	5	-	ns
t <sub>h(D)</sub>	data input hold time	on pin I2S_RX_SDA	[1]	2	-	ns

[1] CCLK = 100 MHz; peripheral clock to the  $l^2$ S-bus interface PCLK = CCLK / 4.  $l^2$ S clock cycle time  $T_{cy(clk)} = 1600$  ns, corresponds to the SCK signal in the  $l^2$ S-bus specification.

### LPC408x/7x


### 32-bit ARM Cortex-M4 microcontroller



LPC408X\_7X

All information provided in this document is subject to legal disclaimers.

### 32-bit ARM Cortex-M4 microcontroller



#### Table 29. ADC interface components

Component	Range	Description
R <sub>cmp</sub>	90 Ω to 300 Ω	Switch-on resistance for the comparator input switch. Varies with temperature, input voltage, and process.
R <sub>sw</sub>	500 Ω to 2 kΩ	Switch-on resistance for channel selection switch. Varies with temperature, input voltage, and process.
C1	110 fF	Parasitic capacitance from the ADC block level.
C2	80 fF	Parasitic capacitance from the ADC block level.
C3	1.6 pF	Sampling capacitor.

### **12.2 DAC electrical characteristics**

#### Table 30. 10-bit DAC electrical characteristics

 $V_{DDA} = 2.7$  V to 3.6 V;  $T_{amb} = -40$  °C to +85 °C unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Unit	
E <sub>D</sub>	differential linearity error	-	±1	-	LSB	
E <sub>L(adj)</sub>	integral non-linearity	-	±1.5	-	LSB	
E <sub>O</sub>	offset error	-	0.6	-	%	
E <sub>G</sub>	gain error	-	0.6	-	%	
CL	load capacitance	-	-	200	pF	
R <sub>L</sub>	load resistance	1	-	-	kΩ	

### 12.3 Comparator electrical characteristics


### Table 31. Comparator characteristics

 $V_{DDA}$ = 3.0 V and  $T_{amb}$  = 25 °C unless noted otherwise.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Static characteristics							
I <sub>DD</sub>	supply current			-	55	-	μΑ
V <sub>IC</sub>	common-mode input voltage			0	-	V <sub>DDA</sub>	V

LPC408X\_7X

### 32-bit ARM Cortex-M4 microcontroller



**NXP Semiconductors** 

32-bit ARM Cortex-M4 microcontroller

### 16. Abbreviations

able 36. Abbreviations				
Acronym	Description			
ADC	Analog-to-Digital Converter			
AHB	Advanced High-performance Bus			
AMBA	Advanced Microcontroller Bus Architecture			
APB	Advanced Peripheral Bus			
BOD	BrownOut Detection			
CAN	Controller Area Network			
DAC	Digital-to-Analog Converter			
DMA	Direct Memory Access			
EOP	End Of Packet			
ETM	Embedded Trace Macrocell			
GPIO	General Purpose Input/Output			
GPS	Global Positioning System			
HVAC	Heating, Venting, and Air Conditioning			
IRC	Internal RC			
IrDA	Infrared Data Association			
JTAG	Joint Test Action Group			
MAC	Media Access Control			
MIIM	Media Independent Interface Management			
OHCI	Open Host Controller Interface			
OTG	On-The-Go			
PHY	Physical Layer			
PLC	Programmable Logic Controller			
PLL	Phase-Locked Loop			
PWM	Pulse Width Modulator			
RMII	Reduced Media Independent Interface			
SE0	Single Ended Zero			
SPI	Serial Peripheral Interface			
SSI	Serial Synchronous Interface			
SSP	Synchronous Serial Port			
ТСМ	Tightly Coupled Memory			
TTL	Transistor-Transistor Logic			
UART	Universal Asynchronous Receiver/Transmitter			
USB	Universal Serial Bus			

### 32-bit ARM Cortex-M4 microcontroller

### 17. References

- [1] LPC408x/7x User manual UM10562: http://www.nxp.com/documents/user\_manual/UM10562.pdf
- [2] LPC407x/8x Errata sheet: http://www.nxp.com/documents/errata\_sheet/ES\_LPC407X\_8X.pdf
- [3] Technical note ADC design guidelines: http://www.nxp.com/documents/technical\_note/TN00009.pdf

### 32-bit ARM Cortex-M4 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes				
LPC408X_7X v.2	20130703	Product data sheet	-	LPC408X_7X v.1.1				
	Added LQFP100 and TFBGA80.							
	Table 3:							
	Removed overbar from NMI.							
	<ul> <li>Added minimum reset pulse width of 50 ns to RESET pin.</li> </ul>							
	<ul> <li>Updated Table note 14 for RTCX pins (32 kHz crystal must be used to operate RTC).</li> </ul>							
	<ul> <li>Added boundary scan information to description for RESET pin.</li> </ul>							
	• Table 11:							
	<ul> <li>Updated typ numbers for I<sub>DD(REG)(3V3)</sub> and I<sub>BAT</sub>.</li> </ul>							
	<ul> <li>Added max values for deep sleep, power down, and deep PD for I<sub>BAT</sub>.</li> </ul>							
	• Table 15, Table note 3: Changed $T_{cy(clk)} = 1/CCLK$ to $T_{cy(clk)} = 1/EMC_CLK$ .							
	<ul> <li>Table 21: Removed reference to RESET pin from Table note 1.</li> <li>Table 22:</li> </ul>							
	Table 22:     Removed T area and special already given by the maximum chip frequency							
	<ul> <li>Removed T<sub>cy(PCLK)</sub> spec; already given by the maximum chip frequency.</li> <li>Changed min clock cycle time for SSP slave from 120 to 100.</li> </ul>							
	<ul> <li>Updated Table note 1 and Table note 3.</li> </ul>							
	<ul> <li>Section 7.24.1 "Features": Changed max speed for SSP master from 60 to 33.</li> </ul>							
	• Updated EMC timing specs to $C_L = 30 \text{ pF}$ in Table 15, Table 16, Table 17, and Table 18.							
	SOT570-2 obsolete; replaced with SOT570-3.							
LPC408X_7X v.1.1	20121114	Product data sheet	-	LPC408X_7X v.1				
Modifications:	Changed data	a sheet status to Product.	1					
LPC408X_7X v.1	20120917	Objective data sheet	-	-				

### Table 37. Revision history ...continued