

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I²C, IrDA, Microwire, QEI, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	-
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4032 x 8
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 8x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4078fbd80-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M4 microcontroller

## 6. Pinning information

#### 6.1 Pinning







# Semiconductors N.V. 2017. All rights reserved.

Rev. 3 – 11 January 2017 aocument is subject to lega

 Table 3.
 Pin description

 Not all functions are available on all parts. See <u>Table 2</u> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <u>Table 5</u> (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state[1]	Type <sup>[2]</sup>	Description
P0[0] to P0[31]										I/O	<b>Port 0:</b> Port 0 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the pin connect block.
P0[0]	94	U15	M10	66	46	37	J9	[3]	I; PU	I/O	P0[0] — General purpose digital input/output pin.
										I	CAN_RD1 — CAN1 receiver input.
										0	<b>U3_TXD</b> — Transmitter output for UART3.
										I/O	<b>I2C1_SDA</b> — I <sup>2</sup> C1 data input/output (this pin does not use a specialized I2C pad).
										0	<b>U0_TXD</b> — Transmitter output for UART0.
P0[1]	96	T14	N11	67	47	38	J10	[3]	I; PU	I/O	P0[1] — General purpose digital input/output pin.
										0	CAN_TD1 — CAN1 transmitter output.
										I	U3_RXD — Receiver input for UART3.
										I/O	<b>I2C1_SCL</b> — I <sup>2</sup> C1 clock input/output (this pin does not use a specialized I2C pad).
										I	U0_RXD — Receiver input for UART0.
P0[2]	202	C4	D5	141	98	79	A2	[3]	I; PU	I/O	P0[2] — General purpose digital input/output pin.
										0	<b>U0_TXD</b> — Transmitter output for UART0.
										0	U3_TXD — Transmitter output for UART3.
P0[3]	204	D6	A3	142	99	80	A1	[3]	I; PU	I/O	P0[3] — General purpose digital input/output pin.
										I	<b>U0_RXD</b> — Receiver input for UART0.
										I	U3_RXD — Receiver input for UART3.

32-bit ARM Cortex-M4 microcontroller

Product data sheet LPC408X

32-bit ARM Cortex-M4 microcontroller LPC408x/7x

 Table 3.
 Pin description ...continued

 Not all functions are available on all parts. See <a href="mailto:Table 2">Table 2</a> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <a href="mailto:Table 5">Table 5</a> (EMC pins).

_7X	Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
	P1[9]	188	A6	D7	131	91	72	A4	[3]	I; PU	I/O	P1[9] — General purpose digital input/output pin.
											I	<b>ENET_RXD0</b> — Ethernet receive data 0 (RMII/MII interface).
											-	R — Function reserved.
											0	T3_MAT0 — Match output for Timer 3, channel 0.
Allii	P1[10]	186	C8	A7	129	90	71	A5	[3]	I; PU	I/O	P1[10] — General purpose digital input/output pin.
nformation p											I	<b>ENET_RXD1</b> — Ethernet receive data 1 (RMII/MII interface).
provide											-	R — Function reserved.
d in thi											I	T3_CAP0 — Capture input for Timer 3, channel 0.
s docur	P1[11]	163	A14	A12	-	-	-	-	[3]	I; PU	I/O	P1[11] — General purpose digital input/output pin.
nent is											I	<b>ENET_RXD2</b> — Ethernet Receive Data 2 (MII interface).
subjec											I/O	<b>SD_DAT[2]</b> — Data line 2 for SD card interface.
t to leg											0	PWM0[6] — Pulse Width Modulator 0, output 6.
al discl	P1[12]	157	A16	A14	-	-	-	-	[3]	I; PU	I/O	P1[12] — General purpose digital input/output pin.
aimers											I	ENET_RXD3 — Ethernet Receive Data (MII interface).
											I/O	<b>SD_DAT[3]</b> — Data line 3 for SD card interface.
											I	<b>PWM0_CAP0</b> — Capture input for PWM0, channel 0.
											-	R — Function reserved.
© Z											0	CMP1_OUT — Comparator 1, output.
XP Ser	P1[13]	147	D16	D14	-	-	-	-	[3]	I; PU	I/O	P1[13] — General purpose digital input/output pin.
niconductor											I	<b>ENET_RX_DV</b> — Ethernet Receive Data Valid (MII interface).

LPC408X Product data sheet

Rev. 3 11 January 2017

ors N.V. 2017. All rights reserved. 23 of 140

32-bit ARM Cortex-M4 microcontroller

LPC408x/7x

#### Pin description ... continued

 Table 3.
 Pin description ...continued

 Image: Not all functions are available on all parts. See <u>Table 2</u> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <u>Table 5</u> (EMC pins).

Part of the P2[31]         Image: Second	uct data sheet	Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
Note         P2[0]         154         B17         D12         107         75         60         B10         B1         [2]         [2]         P2[0]		P2[0] to P2[31]										I/O	<b>Port 2:</b> Port 2 is a 32 bit I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block.
Yend         Yend <th< td=""><td></td><td>P2[0]</td><td>154</td><td>B17</td><td>D12</td><td>107</td><td>75</td><td>60</td><td>B10</td><td>[3]</td><td>I; PU</td><td>I/O</td><td>P2[0] — General purpose digital input/output pin.</td></th<>		P2[0]	154	B17	D12	107	75	60	B10	[3]	I; PU	I/O	P2[0] — General purpose digital input/output pin.
Norman         Partial of the served of												0	<b>PWM1[1]</b> — Pulse Width Modulator 1, channel 1 output.
Norma         Name         Name <t< td=""><td></td><td>A</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td><b>U1_TXD</b> — Transmitter output for UART1.</td></t<>		A										0	<b>U1_TXD</b> — Transmitter output for UART1.
Not in the served of the se		nforma										-	R — Function reserved.
<ul> <li>No and the second of the second</li></ul>	R	tion pr										-	R — Function reserved.
Yang and a series of the se	9¥. 3	ovided										-	R — Function reserved.
Yang and a series of the se		in the										-	R — Function reserved.
P2[1]         152         E14         C14         106         74         59         B8         II         IV         IV         P2[1] General purpose digital input/output pin.           0         PWM1[2] Pulse Width Modulator 1, channel 2 output.         I         U1_RXD Receiver input for UART1.           -         R Function reserved.         -         R Function reserved.           0         LCD_LE Line end signal.         -         -           P2[2]         150         D15         E11         105         73         58         B9         II         IVO         P2[2] General purpose digital input/output pin.           0         T2_MAT3 Match output for UART1.         -         R Function reserved.         -	ي 1	docum										0	LCD_PWR — LCD panel power enable.
V0 00 00 00 00 00 00 00 00 00 00 00 00 0	snue	P2[1]	152	E14	C14	106	74	59	B8	[3]	I; PU	I/O	P2[1] — General purpose digital input/output pin.
Y         V	ary 2	subject										0	<b>PWM1[2]</b> — Pulse Width Modulator 1, channel 2 output.
Margin	2017	d lag										I	<b>U1_RXD</b> — Receiver input for UART1.
Mark         R         Function reserved.         R         Function reserved.         R         R         Fun		l discla										-	R — Function reserved.
<ul> <li>Normal Series 1</li> <li>Norma Series 1<!--</td--><td></td><td>limers.</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td>R — Function reserved.</td></li></ul>		limers.										-	R — Function reserved.
Y       Image: Second Se												-	R — Function reserved.
Image: Constraint of the state of the s												-	R — Function reserved.
P2[2]P2[2]D15D15E111057358B9[3]I; PUI/OP2[2] — General purpose digital input/output pin.0PWM1[3] — Pulse Width Modulator 1, channel 3 output.IU1_CTS — Clear to Send input for UART1.0T2_MAT3 — Match output for Timer 2, channel 3R — Function reserved.0TRACEDATA[3] — Trace data, bit 3R — Function reserved.0LCD_DCLK — LCD panel clock.												0	LCD_LE — Line end signal.
Model       Model <td< td=""><td></td><td>◎ P2[2] ኟ</td><td>150</td><td>D15</td><td>E11</td><td>105</td><td>73</td><td>58</td><td>B9</td><td>[3]</td><td>I; PU</td><td>I/O</td><td>P2[2] — General purpose digital input/output pin.</td></td<>		◎ P2[2] ኟ	150	D15	E11	105	73	58	B9	[3]	I; PU	I/O	P2[2] — General purpose digital input/output pin.
37 97 4       Image: NV_2017. All representation of the second seco		(P Sen										0	<b>PWM1[3]</b> — Pulse Width Modulator 1, channel 3 output.
31 of 14       O       T2_MAT3 — Match output for Timer 2, channel 3.         -       R — Function reserved.         O       TRACEDATA[3] — Trace data, bit 3.         -       R — Function reserved.         O       LCD_DCLK — LCD panel clock.		nicondu										I	<b>U1_CTS</b> — Clear to Send input for UART1.
31 of 1		lactors h										0	<b>T2_MAT3</b> — Match output for Timer 2, channel 3.
17       AI       0       TRACEDATA[3] — Trace data, bit 3.         19       14       0       R — Function reserved.         0       LCD_DCLK — LCD panel clock.		4.V. 20										-	R — Function reserved.
31     in the second seco		17. All										0	TRACEDATA[3] — Trace data, bit 3.
O LCD_DCLK — LCD panel clock.	31 0	rights r										-	R — Function reserved.
	f 14	eserve										0	LCD_DCLK — LCD panel clock.

Product data sheet

32-bit ARM Cortex-M4 microcontroller LPC408x/7x

 Table 3.
 Pin description ...continued

 Image: Not all functions are available on all parts. See <u>Table 2</u> (Ethernet, USB, LCD, QEI, SD/MMC, comparator pins) and <u>Table 5</u> (EMC pins).

uct data sheet	x 7X	Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144	Pin LQFP100	Pin LQFP80	Pin TFBGA80		Reset state <u>[1]</u>	Type <sup>[2]</sup>	Description
		P3[19]	161	B14	-	-	-	-	-	[3]	I; PU	I/O	P3[19] — General purpose digital input/output pin.
												I/O	EMC_D[19] — External memory data line 19.
												0	PWM0[4] — Pulse Width Modulator 0, output 4.
												I	U1_DCD — Data Carrier Detect input for UART1.
		P3[20]	167	A13	-	-	-	-	-	[3]	I; PU	I/O	P3[20] — General purpose digital input/output pin.
	∆II info											I/O	EMC_D[20] — External memory data line 20.
	rmatio											0	PWM0[5] — Pulse Width Modulator 0, output 5.
Rev												I	U1_DSR — Data Set Ready input for UART1.
. 3 -	ded in	P3[21]	175	C10	-	-	-	-	-	[3]	I; PU	I/O	P3[21] — General purpose digital input/output pin.
11	this do											I/O	EMC_D[21] — External memory data line 21.
Jar												0	PWM0[6] — Pulse Width Modulator 0, output 6.
nuary 2017	ent is subject to le											0	<b>U1_DTR</b> — Data Terminal Ready output for UART1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART1.
		P3[22]	195	C6	-	-	-	-	-	[3]	I; PU	I/O	P3[22] — General purpose digital input/output pin.
	laimere											I/O	EMC_D[22] — External memory data line 22.
												I	<b>PWM0_CAP0</b> — Capture input for PWM0, channel 0.
												I	U1_RI — Ring Indicator input for UART1.
		P3[23]	65	T6	M4	45	-	-	-	[3]	I; PU	I/O	P3[23] — General purpose digital input/output pin.
0	0											I/O	EMC_D[23] — External memory data line 23.
00												I	<b>PWM1_CAP0</b> — Capture input for PWM1, channel 0.
	micono											I	T0_CAP0 — Capture input for Timer 0, channel 0.
	lintore	P3[24]	58	R5	N3	40	-	-	-	[3]	I; PU	I/O	P3[24] — General purpose digital input/output pin.
4. 4. 4	N V 2											I/O	EMC_D[24] — External memory data line 24.
	147 AII											0	<b>PWM1[1]</b> — Pulse Width Modulator 1, output 1.
41 o	righte											I	T0_CAP1 — Capture input for Timer 0, channel 1.
U, j	6		1								1		

Product data sheet

41 of 140

operation, flow control, control frames, hardware acceleration for transmit retry, receive packet filtering and wake-up on LAN activity. Automatic frame transmission and reception with scatter-gather DMA off-loads many operations from the CPU.

The Ethernet block and the CPU share the ARM Cortex-M4 D-code and system bus through the AHB-multilayer matrix to access the various on-chip SRAM blocks for Ethernet data, control, and status information.

The Ethernet block interfaces between an off-chip Ethernet PHY using the Media Independent Interface (MII) or Reduced MII (RMII) protocol and the on-chip Media Independent Interface Management (MIIM) serial bus.

#### 7.15.1 Features

- Ethernet standards support:
  - Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX, 100 Base-FX, and 100 Base-T4.
  - Fully compliant with IEEE standard 802.3.
  - Fully compliant with 802.3x Full Duplex Flow Control and Half Duplex back pressure.
  - Flexible transmit and receive frame options.
  - Virtual Local Area Network (VLAN) frame support.
- Memory management:
  - Independent transmit and receive buffers memory mapped to shared SRAM.
  - DMA managers with scatter/gather DMA and arrays of frame descriptors.
  - Memory traffic optimized by buffering and pre-fetching.
- Enhanced Ethernet features:
  - Receive filtering.
  - Multicast and broadcast frame support for both transmit and receive.
  - Optional automatic Frame Check Sequence (FCS) insertion with Circular Redundancy Check (CRC) for transmit.
  - Selectable automatic transmit frame padding.
  - Over-length frame support for both transmit and receive allows any length frames.
  - Promiscuous receive mode.
  - Automatic collision back-off and frame retransmission.
  - Includes power management by clock switching.
  - Wake-on-LAN power management support allows system wake-up: using the receive filters or a magic frame detection filter.
- Physical interface:
  - Attachment of external PHY chip through standard MII or RMII interface.
  - PHY register access is available via the MIIM interface.

The I<sup>2</sup>S-bus specification defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic I<sup>2</sup>S connection has one master, which is always the master, and one slave. The I<sup>2</sup>S interface on the LPC408x/7x provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

#### 7.26.1 Features

- The interface has separate input/output channels each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 48 kHz (16, 22.05, 32, 44.1, 48) kHz.
- Configurable word select period in master mode (separately for I<sup>2</sup>S input and output).
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests, controlled by programmable buffer levels. These are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I<sup>2</sup>S input and I<sup>2</sup>S output.

#### 7.27 CAN controller and acceptance filters

The LPC408x/7x contain one CAN controller with two channels.

The Controller Area Network (CAN) is a serial communications protocol which efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high-speed networks to low cost multiplex wiring.

The CAN block is intended to support multiple CAN buses simultaneously, allowing the device to be used as a gateway, switch, or router between two of CAN buses in industrial or automotive applications.

Each CAN controller has a register structure similar to the NXP SJA1000 and the PeliCAN Library block, but the 8-bit registers of those devices have been combined in 32-bit words to allow simultaneous access in the ARM environment. The main operational difference is that the recognition of received Identifiers, known in CAN terminology as Acceptance Filtering, has been removed from the CAN controllers and centralized in a global Acceptance Filter.

#### 7.27.1 Features

- Dual-channel CAN controller and bus.
- Data rates to 1 Mbit/s on each bus.
- 32-bit register and RAM access.
- Compatible with CAN specification 2.0B, ISO 11898-1.
- Global Acceptance Filter recognizes 11-bit and 29-bit receive identifiers for all CAN buses.
- Acceptance Filter can provide FullCAN-style automatic reception for selected Standard Identifiers.

#### 32-bit ARM Cortex-M4 microcontroller

• FullCAN messages can generate interrupts.

#### 7.28 General purpose 32-bit timers/external event counters

The LPC408x/7x include four 32-bit timer/counters.

The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### 7.28.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

#### 7.29 Pulse Width Modulator (PWM)

The LPC408x/7x contain two standard PWMs.

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC408x/7x. The Timer is designed to count cycles of the system derived clock and optionally switch pins, generate interrupts or perform other actions when specified timer values occur, based on seven match registers. The PWM function is in addition to these features, and is based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. One match register (PWMMR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge

#### 7.36.4.4 Deep power-down mode

The Deep power-down mode can only be entered from the RTC block. In Deep power-down mode, power is shut off to the entire chip with the exception of the RTC module and the RESET pin.

To optimize power conservation, the user has the additional option of turning off or retaining power to the 32 kHz oscillator. It is also possible to use external circuitry to turn off power to the on-chip regulator via the  $V_{DD(REG)(3V3)}$  pins and/or the I/O power via the  $V_{DD(3V3)}$  pins after entering Deep Power-down mode. Power must be restored before device operation can be restarted.

The LPC408x/7x can wake up from Deep power-down mode via the  $\overline{\text{RESET}}$  pin or an alarm match event of the RTC.

#### 7.36.4.5 Wake-up Interrupt Controller (WIC)

The WIC allows the CPU to automatically wake up from any enabled priority interrupt that can occur while the clocks are stopped in Deep-sleep, Power-down, and Deep power-down modes.

The WIC works in connection with the Nested Vectored Interrupt Controller (NVIC). When the CPU enters Deep-sleep, Power-down, or Deep power-down mode, the NVIC sends a mask of the current interrupt situation to the WIC. This mask includes all of the interrupts that are both enabled and of sufficient priority to be serviced immediately. With this information, the WIC simply notices when one of the interrupts has occurred and then it wakes up the CPU.

The WIC eliminates the need to periodically wake up the CPU and poll the interrupts resulting in additional power savings.

#### 7.36.5 Peripheral power control

A power control for peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings.

#### 7.36.6 Power domains

The LPC408x/7x provide two independent power domains that allow the bulk of the device to have power removed while maintaining operation of the RTC and the backup registers.

On the LPC408x/7x, I/O pads are powered by  $V_{DD(3V3)}$ , while  $V_{DD(REG)(3V3)}$  powers the on-chip voltage regulator which in turn provides power to the CPU and most of the peripherals.

Depending on the LPC408x/7x application, a design can use two power options to manage power consumption.

The first option assumes that power consumption is not a concern and the design ties the  $V_{DD(3V3)}$  and  $V_{DD(REG)(3V3)}$  pins together. This approach requires only one 3.3 V power supply for both pads, the CPU, and peripherals. While this solution is simple, it does not support powering down the I/O pad ring "on the fly" while keeping the CPU and peripherals alive.

The second option uses two power supplies; a 3.3 V supply for the I/O pads ( $V_{DD(3V3)}$ ) and a dedicated 3.3 V supply for the CPU ( $V_{DD(REG)(3V3)}$ ). Having the on-chip voltage regulator powered independently from the I/O pad ring enables shutting down of the I/O pad power supply "on the fly" while the CPU and peripherals stay active.

The VBAT pin supplies power only to the RTC domain. The RTC requires a minimum of power to operate, which can be supplied by an external battery. The device core power ( $V_{DD(REG)(3V3)}$ ) is used to operate the RTC whenever  $V_{DD(REG)(3V3)}$  is present. There is no power drain from the RTC battery when  $V_{DD(REG)(3V3)}$  is available and  $V_{DD(REG)(3V3)} > V_{BAT}$ .



LPC408X\_7X

#### 7.37 System control

#### 7.37.1 Reset

Reset has four sources on the LPC408x/7x: the RESET pin, the Watchdog reset, Power-On Reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt trigger input pin. Assertion of chip Reset by any source, once the operating voltage attains a usable level, starts the Wake-up timer (see description in <u>Section 7.36.3</u>), causing reset to remain asserted until the external Reset is de-asserted, the oscillator is running, a fixed number of clocks have passed, and the flash controller has completed its initialization.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

#### 7.37.2 Brownout detection

The LPC408x/7x include 2-stage monitoring of the voltage on the  $V_{DD(REG)(3V3)}$  pins. If this voltage falls below 2.2 V (typical), the BOD asserts an interrupt signal to the Vectored Interrupt Controller. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register.

The second stage of low-voltage detection asserts reset to inactivate the LPC408x/7x when the voltage on the  $V_{DD(REG)(3V3)}$  pins falls below 1.85 V (typical). This reset prevents alteration of the flash as operation of the various elements of the chip would otherwise become unreliable due to low voltage. The BOD circuit maintains this reset down below 1 V, at which point the power-on reset circuitry maintains the overall reset.

Both the 2.2 V and 1.85 V thresholds include some hysteresis. In normal operation, this hysteresis allows the 2.2 V detection to reliably interrupt, or a regularly executed event loop to sense the condition.

#### 7.37.3 Code security (Code Read Protection - CRP)

This feature of the LPC408x/7x allows user to enable different levels of security in the system so that access to the on-chip flash and use of the JTAG and ISP can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

There are three levels of the Code Read Protection.

CRP1 disables access to chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.

CRP2 disables access to chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.

Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using P2[10] pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.

78 of 140

#### CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

#### 7.37.4 APB interface

The APB peripherals are split into two separate APB buses in order to distribute the bus bandwidth and thereby reducing stalls caused by contention between the CPU and the GPDMA controller.

#### 7.37.5 AHB multilayer matrix

The LPC408x/7x use an AHB multilayer matrix. This matrix connects the instruction (I-code) and data (D-code) CPU buses of the ARM Cortex-M4 to the flash memory, the main (32 kB) static RAM, and the Boot ROM. The GPDMA can also access all of these memories. Additionally, the matrix connects the CPU system bus and all of the DMA controllers to the various peripheral functions.

#### 7.37.6 External interrupt inputs

The LPC408x/7x include up to 30 edge sensitive interrupt inputs combined with one level sensitive external interrupt input as selectable pin function. The external interrupt input can optionally be used to wake up the processor from Power-down mode.

#### 7.37.7 Memory mapping control

The Cortex-M4 incorporates a mechanism that allows remapping the interrupt vector table to alternate locations in the memory map. This is controlled via the Vector Table Offset Register contained in the NVIC.

The vector table may be located anywhere within the bottom 1 GB of Cortex-M4 address space. The vector table must be located on a 128 word (512 byte) boundary because the NVIC on the LPC408x/7x is configured for 128 total interrupts.

#### 7.38 Debug control

Debug and trace functions are integrated into the ARM Cortex-M4. Serial wire debug and trace functions are supported in addition to a standard JTAG debug and parallel trace functions. The ARM Cortex-M4 is configured to support up to eight breakpoints and four watch points.

#### 8. Limiting values

#### Table 7. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD(3V3)</sub>	supply voltage (3.3 V)	external rail	-0.5	+4.6	V
V <sub>DD(REG)(3V3)</sub>	regulator supply voltage (3.3 V)		-0.5	+4.6	V
V <sub>DDA</sub>	analog 3.3 V pad supply voltage		-0.5	+4.6	V
V <sub>i(VBAT)</sub>	input voltage on pin VBAT	for the RTC	-0.5	+4.6	V

#### 32-bit ARM Cortex-M4 microcontroller

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V <sub>CM</sub>	differential common mode voltage range	includes V <sub>DI</sub> range	[20]	0.8	-	2.5	V
V <sub>th(rs)se</sub>	single-ended receiver switching threshold voltage		[20]	0.8	-	2.0	V
V <sub>OL</sub>	LOW-level output voltage for low-/full-speed	$\rm R_L$ of 1.5 k\Omega to 3.6 V	[20]	-	-	0.18	V
V <sub>OH</sub>	HIGH-level output voltage (driven) for low-/full-speed	$R_L$ of 15 k $\Omega$ to GND	[20]	2.8	-	3.5	V
C <sub>trans</sub>	transceiver capacitance	pin to GND	[20]	-	-	20	pF
Oscillator pins	(see Section 13.2)		-			*	
V <sub>i(XTAL1)</sub>	input voltage on pin XTAL1			-0.5	1.8	1.95	V
V <sub>o(XTAL2)</sub>	output voltage on pin XTAL2			-0.5	1.8	1.95	V
V <sub>i(RTCX1)</sub>	input voltage on pin RTCX1			-0.5	-	3.6	V
V <sub>o(RTCX2)</sub>	output voltage on pin RTCX2			-0.5	-	3.6	V

#### **Table 11.** Static characteristics ... continued $T_{amb} = -40$ °C to +85 °C, unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] For USB operation 3.0 V  $\leq$  V<sub>DD((3V3)</sub>  $\leq$  3.6 V. Guaranteed by design.

- [3]  $V_{DDA}$  and VREFP should be tied to  $V_{DD(3V3)}$  if the ADC and DAC are not used.
- [4] The RTC typically fails when  $V_{i(VBAT)}$  drops below 1.6 V.
- [5]  $V_{DD(REG)(3V3)} = 3.3 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$  for all power consumption measurements.
- [6] Boost control bits in the PBOOST register set to 0x0 (see LPC408x/7x User manual).
- [7] Boost control bits in the PBOOST register set to 0x3 (see LPC408x/7x User manual).
- [8] IRC running at 12 MHz; main oscillator and PLL disabled; PCLK = CCLK/4.
- [9] BOD disabled.
- [10] On pin VBAT;  $V_{DD(REG)(3V3)} = V_{DD(3V3)} = V_{DDA} = 0$ ;  $T_{amb} = 25 \text{ °C}$ .
- [11] On pin VBAT;  $V_{DD(REG)(3V3)} = V_{DD(3V3)} = V_{DDA} = 3.3 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ .
- [12] All internal pull-ups disabled. All pins configured as output and driven LOW. V<sub>DD(3V3)</sub> = 3.3 V; T<sub>amb</sub> = 25 °C.
- [13]  $V_{DDA}$  = 3.3 V;  $T_{amb}$  = 25 °C.
- [14]  $V_{i(VREFP)} = 3.3 \text{ V}; T_{amb} = 25 \text{ °C}.$
- [15] Including voltage on outputs in 3-state mode.
- [16]  $V_{DD(3V3)}$  supply voltages must be present.
- [17] 3-state outputs go into 3-state mode in Deep power-down mode.
- [18] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [19] To  $V_{\text{SS}}.$
- $\label{eq:20} \mbox{[20]} \ \ 3.0 \ \mbox{V} \leq \mbox{V}_{DD(3V3)} \leq 3.6 \ \mbox{V}.$

Product data sheet

© NXP Semiconductors N.V. 2017. All rights reserved.

#### 32-bit ARM Cortex-M4 microcontroller



## 10.3 Electrical pin characteristics



#### 32-bit ARM Cortex-M4 microcontroller





89 of 140

**Table 16.** Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 00  $C_L = 30 \text{ pF}$ ,  $T_{amb} = -40 \text{ °C}$  to 85 °C,  $V_{DD(3V3)} = 3.0 \text{ V}$  to 3.6 V. Values guaranteed by design.  $t_{fbdly}$  is programmable delay value for the feedback clock that controls input data sampling;  $t_{clk0dly}$  is programmable delay value for the EMC\_CLKOUT0 output;  $t_{clk1dly}$  is programmable delay value for the EMC\_CLKOUT1 output.

Symbol	Parameter		Min	Тур	Max	Unit
Common te	o read and write cycles		1		II.	I
T <sub>cy(clk)</sub>	clock cycle time	[1]	12.5	-	-	ns
t <sub>d(SV)</sub>	chip select valid delay time	[2]	-	t <sub>clkndly</sub> + 3.5	t <sub>clk0dly</sub> + 5.0	ns
t <sub>h(S)</sub>	chip select hold time	[2]	t <sub>clkndly</sub> - 1.0	t <sub>clkndly</sub> - 1.2	-	ns
t <sub>d(RASV)</sub>	row address strobe valid delay time	[2]	-	t <sub>clkndly</sub> + 3.6	t <sub>clkndly</sub> + 5.0	ns
t <sub>h(RAS)</sub>	row address strobe hold time	[2]	t <sub>clkndly</sub> - 0.8	t <sub>clkndly</sub> - 0.9	-	ns
t <sub>d(CASV)</sub>	column address strobe valid delay time	[2]	-	t <sub>clkndly</sub> + 3.4	t <sub>clkndly</sub> + 4.9	ns
t <sub>h(CAS)</sub>	column address strobe hold time	[2]	t <sub>clkndly</sub> - 0.9	t <sub>clkndly</sub> - 1.0	-	ns
t <sub>d(WV)</sub>	write valid delay time	[2]	-	t <sub>clkndly</sub> + 4.1	t <sub>clkndly</sub> + 6.0	ns
t <sub>h(W)</sub>	write hold time	[2]	t <sub>clkndly</sub> - 0.9	t <sub>clkndly</sub> - 0.7		ns
t <sub>d(AV)</sub>	address valid delay time	[2]	-	t <sub>clkndly</sub> + 4.6	t <sub>clkndly</sub> + 6.8	ns
t <sub>h(A)</sub>	address hold time	[2]	t <sub>clkndly</sub> - 1.1	t <sub>clkndly</sub> - 1.2	-	ns
Read cycle	parameters when EMC_CLKOU	T0 use	d			
t <sub>su(D)</sub>	data input set-up time		5.6 - t <sub>fbdly</sub>	4.5 - t <sub>fbdly</sub>	-	ns
t <sub>h(D)</sub>	data input hold time		-2.2 + t <sub>fbdly</sub>	-2.9 + t <sub>fbdly</sub>	-	ns
Read cycle	parameters when EMC_CLKOU	T1 use	d			
t <sub>su(D)</sub>	data input set-up time		5.6 - $t_{fbdly}$ + ( $t_{clk1dly}$ - $t_{clk0dly}$ )	4.5 - $t_{fbdly}$ + ( $t_{clk1dly}$ - $t_{clk0dly}$ )	-	ns
t <sub>h(D)</sub>	data input hold time		-2.2 + t <sub>fbdly</sub> - (t <sub>clk1dly</sub> - t <sub>clk0dly</sub> )	-2.9 + t <sub>fbdly</sub> - (t <sub>clk1dly</sub> - t <sub>clk0dly</sub> )	-	ns
Write cycle	e parameters					
t <sub>d(QV)</sub>	data output valid delay time	[2]	-	t <sub>clkndly</sub> + 5.4	t <sub>clkndly</sub> + 7.8	ns
t <sub>h(Q)</sub>	data output hold time	[2]	$t_{clkndly} - 0.4$	t <sub>clkndly</sub>	-	ns

[1] Refers to SDRAM clock signal EMC\_CLKOUTn where n = 0 and 1.

[2] t<sub>clkndly</sub> represents t<sub>clk0dly</sub> when EMC\_CLKOUT0 clocks SDRAM. t<sub>clkndly</sub> represents t<sub>clk1dly</sub> when EMC\_CLKOUT1 clocks SDRAM.

#### Table 17. Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01

 $C_L = 30 \text{ pF}, T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } 85 \text{ }^{\circ}\text{C}, V_{DD(3V3)} = 3.0 \text{ V to } 3.6 \text{ V}.$  Values guaranteed by design.  $t_{cmddly}$  is programmable delay value for EMC command outputs in command delayed mode;  $t_{fbdly}$  is programmable delay value for the feedback clock that controls input data sampling;  $t_{clk0dly}$  is programmable delay value for the EMC\_CLKOUT0 output;  $t_{clk1dly}$  is programmable delay value for the EMC\_CLKOUT0 output;  $t_{clk1dly}$  is programmable delay value for the EMC\_CLKOUT1 output.

Symbol	Parameter		Min	Тур	Max	Unit				
For RD = 1 t <sub>clk</sub>	<sub>0dly</sub> = 0 and t <sub>clk1dly</sub> = 0									
Common to re	common to read and write cycles									
T <sub>cy(clk)</sub>	clock cycle time	[1]	12.5	-	-	ns				
t <sub>d(SV)</sub>	chip select valid delay time		-	t <sub>cmddly</sub> + 6.8	t <sub>cmddly</sub> + 10.4	ns				
t <sub>h(S)</sub>	chip select hold time		t <sub>cmddly</sub> + 1.2	t <sub>cmddly</sub> + 2.1	-	ns				

LPC408X\_7X

#### 32-bit ARM Cortex-M4 microcontroller



#### Table 29. ADC interface components

Component	Range	Description
R <sub>cmp</sub>	90 Ω to 300 Ω	Switch-on resistance for the comparator input switch. Varies with temperature, input voltage, and process.
R <sub>sw</sub>	500 $\Omega$ to 2 k $\Omega$	Switch-on resistance for channel selection switch. Varies with temperature, input voltage, and process.
C1	110 fF	Parasitic capacitance from the ADC block level.
C2	80 fF	Parasitic capacitance from the ADC block level.
C3	1.6 pF	Sampling capacitor.

#### **12.2 DAC electrical characteristics**

#### Table 30. 10-bit DAC electrical characteristics

 $V_{DDA} = 2.7$  V to 3.6 V;  $T_{amb} = -40$  °C to +85 °C unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Unit
E <sub>D</sub>	differential linearity error	-	±1	-	LSB
E <sub>L(adj)</sub>	integral non-linearity	-	±1.5	-	LSB
Eo	offset error	-	0.6	-	%
E <sub>G</sub>	gain error	-	0.6	-	%
CL	load capacitance	-	-	200	pF
R <sub>L</sub>	load resistance	1	-	-	kΩ

#### **12.3** Comparator electrical characteristics

#### Table 31. Comparator characteristics

 $V_{DDA}$ = 3.0 V and  $T_{amb}$  = 25 °C unless noted otherwise.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit		
Static characteristics									
I <sub>DD</sub>	supply current			-	55	-	μΑ		
V <sub>IC</sub>	common-mode input voltage			0	-	V <sub>DDA</sub>	V		

LPC408X\_7X

#### 32-bit ARM Cortex-M4 microcontroller



#### 13.2 Crystal oscillator XTAL input and component selection

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with  $C_i = 100 \text{ pF}$ . To limit the input voltage to the specified range, choose an additional capacitor to ground  $C_g$  which attenuates the input voltage by a factor  $C_i/(C_i + C_g)$ . In slave mode, a minimum of 200 mV(RMS) is needed.



#### 32-bit ARM Cortex-M4 microcontroller

## 17. References

- [1] LPC408x/7x User manual UM10562: http://www.nxp.com/documents/user\_manual/UM10562.pdf
- [2] LPC407x/8x Errata sheet: http://www.nxp.com/documents/errata\_sheet/ES\_LPC407X\_8X.pdf
- [3] Technical note ADC design guidelines: http://www.nxp.com/documents/technical\_note/TN00009.pdf

#### 32-bit ARM Cortex-M4 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes					
LPC408X_7X v.3	20140501	Product data sheet	CIN 201404014I	LPC408X_7X v.2					
Modifications:	Added TFBGA80 to features list.								
	Added Section 11.11 "SPIFI".								
	Table 3:								
	<ul> <li>Added function SSP2_SCK to pin P5[2].</li> </ul>								
	<ul> <li>Added function SSP2_SSEL to pin P5[3].</li> </ul>								
<ul> <li>Updated pin description of STCLK.</li> </ul>									
	<ul> <li>5 ns glitch filter changed to 10 ns for EINTx pins.</li> </ul>								
<ul> <li>LQFP80 pin 12 changed from P2[30] to DNC.</li> </ul>									
	<ul> <li>Table 11: Add and DAC are</li> </ul>	(REFP should be tied to VDD(3V3) if the ADC							
	<ul> <li>Table 28: Added Table note 1 "VDDA and VREFP should be tied to VDD(3V3) if the ADC and DAC are not used.".</li> </ul>								
	<ul> <li>Section 7.37.2 "Brownout detection": Updated BOD interrupt and reset values.</li> </ul>								
	Table 15: Added typical specs.								
	• Table 16:								
	<ul> <li>Added typical specs</li> </ul>								
	<ul> <li>Removed "All programmable delays EMCDLYCTL are bypassed" from table title.</li> </ul>								
	• Table 17:								
	<ul> <li>Added typ</li> </ul>	ical specs							
	<ul> <li>Removed</li> </ul>	"All programmable delays EM0	CDLYCTL are bypas	sed" from table title.					
	Table note 9 a	added in Table 28 "12-bit ADC	characteristics".						

#### Table 37. Revision history ...continued

LPC408X\_7X