



Welcome to **E-XFL.COM** 

# **Understanding Embedded - PLDs (Programmable Logic Devices)**

Embedded - PLDs, or Programmable Logic Devices, are a type of digital electronic component used to build reconfigurable digital circuits. Unlike fixed-function logic devices, PLDs can be programmed to perform specific functions by the user. This flexibility allows designers to customize the logic to meet the exact needs of their applications, making PLDs a crucial component in modern embedded systems.

# Applications of Embedded - PLDs (Programmable Logic Devices)

The versatility of PLDs makes them suitable for a wide range of applications. In consumer electronics, PLDs are used to enhance the functionality and performance of


Details	
Product Status	Obsolete
Programmable Type	EE PLD
Number of Macrocells	8
Voltage - Input	5V
Speed	12 ns
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf16v8cz-12sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1-1. Block Diagram



# 2. Pin Configuration and Pinouts

Table 2-1. Pinouts - All Pinouts Top View

Pin Name	Function
CLK	Clock
1	Logic Inputs
I/O	Bi-directional Buffers
ŌĒ	Output Enable
VCC	+5V Supply

Figure 2-1. TSSOP




Figure 2-2. DIP/SOIC





Figure 2-3. PLCC



# 3. Absolute Maximum Ratings\*

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V <sup>(1)</sup>
Programming Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns.
 Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

# 4. DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	5V ±5%	5V ±10%

#### 4.1 DC Characteristics

Symbol	Parameter	Condition		Min	Тур	Max	Units
I <sub>IL</sub>	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL}(Max)$				-10	μΑ
I <sub>IH</sub>	Input or I/O High Leakage Current	$3.5 \le V_{IN} \le V_{CC}$				10	μΑ
	D 0 10 1	15 MHz, V <sub>CC</sub> = Max,	Com			95	mA
I <sub>CC1</sub>	Power Supply Current	V <sub>IN</sub> = 0, V <sub>CC</sub> , Outputs Open	Ind.			105	mA
. (1)	Power Supply Current,	$\sigma$ ivii iz, $\sigma_{CC} = iviax$ ,	Com.		5		μΑ
Icc.		$V_{IN} = 0$ , $V_{CC}$ , Outputs Open	Ind		5		μΑ
I <sub>os</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V; V <sub>CC</sub> = 5V; TA = 25°C				-150	mA
V <sub>IL</sub>	Input Low Voltage	Min < V <sub>CC</sub> < Max		-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min, All Outputs I <sub>OL</sub> = -16 mA	Com, Ind.			0.5	V





## 4.1 DC Characteristics


Symbol	Parameter	Condition		Min	Тур	Max	Units
V <sub>OH</sub>	Output High Voltage	$V_{CC} = Min$ $I_{OL} = -3.2 \text{ mA}$		2.4			V
	L. Outsit Law Owners	V Min	Com.	24		Л	
I <sub>OL</sub>	Output Low Current	V <sub>CC</sub> = Min	Ind.	12			mA
I <sub>OH</sub>	Output High Current	V <sub>CC</sub> = Min	Com., Ind.	4			mA

Note: 1. All I<sub>CC</sub> parameters measured with outputs open. Data is based on Atmel test patterns. Reading may vary with pattern.




### 4.4 Input Test Waveforms

#### 4.4.1 Input Test Waveforms and Measurement Levels



 $t_{\rm R},\,t_{\rm F}<1.5$  ns (10% to 90%)

#### 4.4.2 Output Test Loads



Note: Similar devices are tested with slightly different loads. These load differences may affect output signals' delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible devices.

#### 4.4.3 Pin Capacitance

**Table 4-1.** Pin Capacitance (f = 1 MHz, T =  $25^{\circ}C^{(1)}$ )

	Тур	Max	Units	Conditions
C <sub>IN</sub>	5	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	6	8	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



## 6. Input and I/O Pin-keeper Circuits

The ATF16V8CZ contains internal input and I/O pin-keeper circuits. These circuits allow each ATF16V8CZ pin to hold its previous value even when it is not being driven by an external source or by the device's output buffer. This helps insure that all logic array inputs are at known, valid logic levels. This reduces system power by preventing pins from floating to indeterminate levels. By using pin-keeper circuits rather than pull-up resistors, there is no DC current required to hold the pins in either logic state (high or low).

These pin-keeper circuits are implemented as weak feedback inverters, as shown in the Input Diagram below. These keeper circuits can easily be overdriven by standard TTL- or CMOS-compatible drivers. The typical overdrive current required is  $40 \, \mu A$ .

Figure 6-1. Input Diagram





Figure 6-2. I/O Diagram



## 7. Functional Logic Diagram Description

The Logic Option and Functional Diagrams describe the ATF16V8CZ architecture. Eight configurable macrocells can be configured as a registered output, combinatorial I/O, combinatorial output, or dedicated input.

The ATF16V8CZ can be configured in one of three different modes. Each mode makes the ATF16V8CZ look like a different device. Most PLD compilers can choose the right mode automatically. The user can also force the selection by supplying the compiler with a mode selection. The determining factors would be the usage of register versus combinatorial outputs and dedicated outputs versus outputs with output enable control.

The ATF16V8CZ universal architecture can be programmed to emulate many 20-pin PAL devices. These architectural subsets can be found in each of the configuration modes described in the following pages. The user can download the listed subset device JEDEC programming file to the PLD programmer, and the ATF16V8CZ can be configured to act like the chosen device. Check with your programmer manufacturer for this capability.


Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the content of the ATF16V8CZ. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision, or date. The User Signature is accessible regardless of the state of the security fuse.

**Table 7-1.** Compiler Mode Selection

	Registered	Complex	Simple	Auto Select
ABEL, Atmel-ABEL	P16C8R	P16V8C	P16V8AS	P16V8
CUPL	G16V8MS	G16V8MA	G16V8AS	G16V8A
LOG/iC	GAL16V8_R <sup>(1)</sup>	GAL16V8_C7 <sup>(1)</sup>	GAL16V8_C8 <sup>(1)</sup>	GAL16V8
OrCAD-PLD	"Registered"	"Complex"	"Simple"	GAL16V8A
PLDesigner	P16V8R	P16V8C	P16V8C	P16V8A
Tango-PLD	G16V8R	G16V8C	G16V8AS	G16V8

Notes: 1. Only applicable for version 3.4 or lower.

Figure 8-1. Registered Configuration for Registered Mode<sup>(1)(2)</sup>




es: 1. Pin 1 controls common CLK for the registered outputs.

Pin 11 controls common  $\overline{OE}$  for the registered outputs.

Pin 1 and Pin 11 are permanently configured as CLK and  $\overline{OE}$ .

2. The development software configures all the architecture control bits and checks for proper pin usage automatically.

Figure 8-2. Combinatorial Configuration for Registered Mode<sup>(1)(2)</sup>




Notes: 1. Pin 1 and Pin 11 are permanently configured as CLK and  $\overline{OE}$ .

2. The development software configures all the architecture control bits and checks for proper pin usage automatically.



Figure 8-3. Registered Mode Logic Diagram



#### 8.2 ATF16V8CZ Complex Mode

**PAL Device Emulation/PAL Replacement.** In the complex mode, combinatorial output and I/O functions are possible. Pins 1 and 11 are regular inputs to the array. Pins 13 through 18 have pin feedback paths back to the AND-array, which makes full I/O capability possible. Pins 12 and 19 (outermost macrocells) are outputs only. They do not have input capability. In this mode, each macrocell has seven product terms going to the sum term and one product term enabling the output.


Combinatorial applications with an  $\overline{OE}$  requirement will make the compiler select this mode. The following devices can be emulated using this mode:

16L8

16H8

16P8

Figure 8-4. Complex Mode Option



# 9. ATF16V8CZ Simple Mode

**PAL Device Emulation/PAL Replacement.** In the Simple Mode, 8 product terms are allocated to the sum term. Pins 15 and 16 (center macrocells) are permanently configured as combinatorial outputs. Other macrocells can be either inputs or combinatorial outputs with pin feedback to the AND-array. Pins 1 and 11 are regular inputs.

The compiler selects this mode when all outputs are combinatorial without  $\overline{OE}$  control. The following simple PALs can be emulated using this mode:

10L8 10H8 10P8

12L6 12H6 12P6


14L4 14H4 14P4

16L2 16H2 16P2





Figure 9-1. Simple Mode Option



\* - Pins 15 and 16 are always enabled.

Figure 9-2. Complex Mode Logic Diagram








Figure 9-3. Simple Mode Logic Diagram








0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 1.4 1.5


**OUTPUT VOLTAGE (V)** 


IOL mA


10


0


















AMBIENT TEMPERATURE (C)










# 11. Package Information

## 11.1 20J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AA.
- Dimensions D1 and E1 do not include mold protrusion.
   Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

	(Offic of Measure = Hill)					
SYMBOL	MIN	NOM	MAX	NOTE		
Α	4.191	_	4.572			
A1	2.286	_	3.048			
A2	0.508	_	_			
D	9.779	_	10.033			
D1	8.890	_	9.042	Note 2		
E	9.779	_	10.033			
E1	8.890	_	9.042	Note 2		
D2/E2	7.366	_	8.382			
В	0.660	_	0.813			
B1	0.330	_	0.533			
е	1.270 TYP					


10/04/01


	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	20J, 20-lead, Plastic J-leaded Chip Carrier (PLCC)	20J	В






### 11.2 20P3 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-001, Variation AD.
- Dimensions D and E1 do not include mold Flash or Protrusion.
   Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	5.334	
A1	0.381	_	_	
D	24.892	_	26.924	Note 2
E	7.620	_	8.255	
E1	6.096	_	7.112	Note 2
В	0.356	_	0.559	
B1	1.270	_	1.551	
L	2.921	-	3.810	
С	0.203	_	0.356	
eB	-	_	10.922	
eC	0.000	_	1.524	
е	2.540 TYP			

1/23/04

ı			DRAWING NO.	REV.
	2325 Orchard Parkway San Jose, CA 95131	20P3, 20-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP)	20P3	D

### 11.3 20S - SOIC


Dimensions in Millimeters and (Inches). Controlling dimension: Inches. JEDEC Standard MS-013 0.51(0.020) 0.33(0.013) 7.60 (0.2992) 10.65 (0.419) 7.40 (0.2914) 10.00 (0.394) PIN 1 ID PIN 1 -1.27 (0.050) BSC 13.00 (0.5118) 2.65 (0.1043) 12.60 (0.4961) 2.35 (0.0926) 0.30(0.0118) 0.10 (0.0040) 0.32 (0.0125) 0° ~ 8° 0.23 (0.0091) 1.27 (0.050) 0.40 (0.016) 10/23/03 TITLE DRAWING NO. REV. 2325 Orchard Parkway 20S, 20-lead, 0.300" Body, Plastic Gull Wing Small Outline (SOIC) 20S В San Jose, CA 95131







### 11.4 20X - TSSOP

Dimensions in Millimeters and (Inches). Controlling dimension: Millimeters. JEDEC Standard MO-153 AC







10/23/03

2325 Orchard Parkway San Jose, CA 95131 **TITLE 20X**, (Formerly 20T), 20-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. 20X

С

REV.

# 12. Revision History

## 12.1 0453H

1. Green Package options added in 2005.





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18

## Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

