

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	24MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/n79e352apg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4. PIN CONFIGURATIONS



#### 7. MEMORY ORGANIZATION

N79E352(R) separates the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.




Figure 7-1: N79E352(R) Memory Map

#### 7.1 Program Memory (on-chip Flash)

The Program Memory on N79E352(R) can be up to 8K bytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

## nuvoTon

	NAME	FUNCTIC	DN		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -			
7-0	TL0.[7:0]	Timer 0 L	SB.		- AR			
TIME	R 1 LSB							
Bit:	7	6	5	4	3	2	1	0
	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
Mnem	onic: TL1							Address: 8B
BIT	NAME	FUNCTIC	N			Top.	20	
7-0	TL1.[7:0]	Timer 1 L	_SB.			277	A	
TIMEF	R 0 MSB							
Bit:	7	6	5	4	3	2	3/1	0
	TH0.7	TH0.6	TH0.5	TH0.4	4 TH0.3	TH0.2	TH0.1	TH0.0
Mnem	onic: TH0							Address: 8
BIT	NAME	FUNCTIO	ON					2020
7-0	TH0.[7:0]	Timer 0	MSB.					CO.
TIMEF	R 1 MSB							0
Bit:	7	6	5	4	3	2	1	0
	TH1.7	TH1.6	TH1.5	TH1.4	4 TH1.3	TH1.2	TH1.1	TH1.0
Mnem	onic: TH1							Address: 8D
Mnem BIT	onic: TH1	FUNCTIO	DN					Address: 8D
		FUNCTIC						Address: 8D
<b>BIT</b> 7-0	<b>NAME</b> TH1.[7:0]	Timer 1 I						Address: 8D
<b>BIT</b> 7-0	NAME	Timer 1 I		4	3	2	1	Address: 8D
<b>BIT</b> 7-0 <b>CLOC</b>	NAME TH1.[7:0]	Timer 1 I	MSB.	4 T1M	3   TOM	2 MD2	1 MD1	
BIT 7-0 CLOC Bit:	NAME TH1.[7:0] K CONTRO 7	Timer 1 I 6 WD0	MSB. 5					0
BIT 7-0 CLOC Bit:	NAME TH1.[7:0] K CONTRO 7 WD1	Timer 1 I 6 WD0	MSB. 5 T2M					0 MD0
BIT 7-0 CLOC Bit: Mnem	NAME TH1.[7:0] K CONTRO 7 WD1 onic: CKCOI	Timer 1 I 6 WD0 N FUNCTIO Watchdo the wato	MSB. 5 T2M DN Dg timer mo	T1M		MD2 bits determ	MD1	0 MD0 Address: 8E
BIT 7-0 CLOC Bit: Mnem	NAME TH1.[7:0] K CONTRO 7 WD1 onic: CKCOI	Timer 1 I 6 WD0 N FUNCTIO Watchdo the wato	MSB. 5 T2M DN Dg timer mo	T1M	T0M ct bits: These our time-out op	MD2 bits determ bitons the r	MD1	0 MD0 Address: 8E
BIT 7-0 CLOC Bit: Mnem	NAME TH1.[7:0] K CONTRO 7 WD1 onic: CKCOI	Timer 1 I 6 WD0 N FUNCTIO Watchdo the wato	MSB. 5 T2M DN Dg timer mo chdog timer an the interr	T1M ode sele : In all fo	T0M ct bits: These our time-out op -out period.	MD2 bits determ otions the re e-out Re	MD1 nine the time eset time-out	0 MD0 Address: 8E
BIT 7-0 CLOC Bit: Mnem BIT	NAME TH1.[7:0] K CONTRO 7 WD1 onic: CKCOI NAME	Timer 1 I 6 WD0 N FUNCTIO Watchdo the wato	MSB. 5 T2M DN Dg timer mo chdog timer an the interr WD1	Dde sele c. In all fo upt time WD0	T0M ct bits: These our time-out op -out period. Interrupt time	MD2 bits determ ptions the m e-out Re	MD1 nine the time eset time-out set time-out	0 MD0 Address: 8E
BIT 7-0 CLOC Bit: Mnem BIT	NAME TH1.[7:0] K CONTRO 7 WD1 onic: CKCOI NAME	Timer 1 I 6 WD0 N FUNCTIO Watchdo the wato	MSB. 5 T2M DN Dg timer mo chdog timer an the interr WD1 0	Dde sele . In all fo upt time WD0 0	T0M ct bits: These our time-out op -out period. Interrupt time 2 <sup>6</sup>	MD2 bits determ ptions the m e-out Re	MD1 hine the time eset time-out set time-out $2^{6} + 512$	0 MD0 Address: 8E

		Brownout	voltage sele	ection bits, see below table.
		BOV.1	BOV.0	Brownout Voltage
		0	х	Brownout voltage is 2.6V
2~1	BOV.1~0	1	0	Brownout voltage is 3.8V
		1	1	Brownout voltage is 4.5V
				red at all resets with the inverse values of bits CBOV.1-0 in is able to re-configure these bits after reset.
		Brownout \$	Status bit(R	lead only)
0	BOS	0: V <sub>DD</sub> is al	oove V <sub>BOR+</sub>	and the second
		1: V <sub>DD</sub> is be	elow V <sub>BOR-</sub>	50 00

#### **CAPTURE CONTROL 0 REGISTER**

Bit:	7	6	5	4	3	2	100	0
	-	-	-	-	CCT0.1	CCT0.0	-16	D- 1

#### Mnemonic: CAPCON0

Address: A3h

BIT	NAME	FUNCTION
7-4	-	Reserved.
3-2	CCT0[1:0]	Capture 0 edge select:
		00 : Rising edge trigger.
		01 : Falling edge trigger.
		10 : Either rising or falling edge trigger.
		11 : Reserved
1-0	-	Reserved.

#### **CAPTURE CONTROL 1 REGISTER**

Bit:	7	6	5	4	3	2	1	0
S.	0	TOCC	-	-	ENF0	-	-	CPTF0

Mnemonic: CAPCON1

Address: A4h

BIT	NAME	FUNCTION
7	912	Must be 0.
6	TOCC	Timer 0 Clear Counter bit.
	S.	0: Timer 0 is not clear when input capture/cap sensor trigger.
	~	1: Timer 0 will be cleared when input capture/cap sensor trigger.
5-4	- 2	Reserved.
3	ENF0	Enable filter for capture input 0.

## nuvoTon

5

	I2CLK.7	I2CLK.6	I2CLK.5	I2CLK.4	I2CLK.3	I2CLK.2	I2CLK.1	I2CLK.0
Mnem	onic: I2CLK	, 			Re		A	Address: BE
BIT	NAME	FUNCT	ION		21-1			
7-0	12CLK.[7	':0] The I2	C clock rate	e bits.	123	<u></u>		
I2C TI		NTER REGIS	STER					
Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	- 3	ENTI	DIV4	TIF
Mnem	onic: I2TIM	ER				1992	F	Address: BF
BIT	NAME	FUNCTIC	N			~ (I)	2 VD	
7~3	-	Reserved	J.			3	he	26
I		Enable I2	C 14-bits T	imer Counte	r:			
_		0: Disable	e 14-bits Ti	mer Counter	count.			
2	ENTI	1: Enable 14-bits Timer Counter count. After enable ENTI a counter will be counted. When SI flag of I2C is set, the count and 14-bits Timer Counter will be cleared.						
		I2C Time	r Counter c	lock source	divide functi	on:		15
1	DIV4	0: The 14	l-bits Timer	Counter sou	irce clock is	F <sub>CPU</sub> clock.		
		1: The 14	-bits Timer	Counter sou	rce clock is	divided by 4	ŀ.	
		The I2C	Timer Cour	ter count flag	g:			
		0: The 14	-bits Timer	Counter is r	ot overflow.			
0	TIF	ENSI	= [1,1]) the	r Counter is e SI must b outine will be	e cleared. I	f I2C interru	upt is enable	ed. The I20
I2C C	ONTROL R	EGISTER						
Bit:	7	6	5	4	3	2	1	0
	-	ENSI	STA	STO	SI	AA	-	-
Mnem	onic: I2CON	1	•				ŀ	Address: C0
BIT	NAME	FUNCTI	ON					
7	1	Reserve	d.					
6	ENSI	impec addre forcec	lance state ssed slave I to "0". No	erial Functio . SDA and S mode or it other bits a ain I/O ports.	SCL input si is not addi re affected.	gnals are ig ressable, an	nored, I2C d STO bit	is not in the

 1: Enable I2C Serial Function. The P1.2 and P1.3 port latches must be to logic 1.

 STA

 STA

 O: The STA bit is reset, no START condition or repeated START condition will

# nuvoTon

	-	NVMADD R.6	NVMADD R.5	NVMADD R.4	NVMADD R.3	NVMADD R.2	NVMADD R.1	NVMADD R.0
Mnem	onic: NVMA	DDR			No.		Ad	ddress: C6h
BIT	NAME	FU	NCTION	9	12 3			
7	-	Re	served		CO.	Sec. 1		
6~0	NVMADDF	R.[6:0] Th	e NVM addre	ess:	N/	NY.		
			e register ir mory space.		M data me	emory addre	ess on On-	Chip code
ТІМЕГ	D ACCESS					-m	5	
Bit:	7	6	5	4	3	2	25	0
	TA.7	TA.6	TA.5	TA.4	TA.3	TA.2	TA.1	TA.0
Mnem	ionic: TA						Ad	ddress: C7h
BIT	NAME	FUNCTIO	N				0	20
			d Access re	gister:			0	20 (0
7-0	TA.[7:0]	protected followed	ed Access re bits, the use by a write of machine cyc	er must first 55H to TA.	write AAH to Now a wino	o the TA. Th dow is opene	is must be in ed in the pro	mmediately otected bits
	TA.[7:0]	The Time protected followed for three	ed Access r bits, the use by a write of	er must first 55H to TA.	write AAH to Now a wino	o the TA. Th dow is opene	is must be in ed in the pro	mmediately otected bits
		The Time protected followed for three	ed Access r bits, the use by a write of	er must first 55H to TA.	write AAH to Now a wino	o the TA. Th dow is opene	is must be in ed in the pro	mmediately otected bits
TIMEF	R 2 CONTRO	The Time protected followed for three	ed Access r bits, the use by a write of machine cyc	er must first 55H to TA. les, during w	write AAH to Now a wind hich the use	o the TA. Th dow is open er can write t	is must be in ed in the pro o these bits.	mmediately otected bits
TIMEF Bit:	7 7	The Timprotected followed for three <b>DL</b> 6 EXF2	ed Access r bits, the use by a write of machine cyc	er must first 55H to TA. les, during w 4	write AAH to Now a wino hich the use	o the TA. Th dow is opene er can write t	is must be in ed in the pro- o these bits. 1 $C / \overline{T2}$	nmediately ptected bits

		I ONCTION
		Timer 2 overflow flag:
7	TF2	Timer 2 overflow flag: This bit is set when Timer 2 overflows. It is also set when the count is equal to the capture register in down count mode. It can be set only if RCLK and TCLK are both 0. It is cleared only by software. Software can also set or clear this bit.
6	EXF2	Timer 2 External Flag: A negative transition on the T2EX pin (P1.1) or timer 2 overflow will cause this flag to set based on the CP/ $\overline{RL2}$ , EXEN2 and DCEN bits. If set by a negative transition, this flag must be cleared by software. Setting this bit in software or detection of a negative transition on T2EX pin will force a timer interrupt if enabled.
	and 4	Receive Clock Flag: This bit determines the serial port time-base when receiving
5	RCLK	data in serial modes 1 or 3. If it is 0, then timer 1 overflow is used for baud rate generation, otherwise timer 2 overflow is used. Setting this bit forces timer 2 in baud rate generator mode.
		- 40 -
	No.	7 TF2 6 EXF2

## nuvoTon

	PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.0
Vnem	onic: PWM0L	_					ŀ	Address: DA
BIT	NAME	FUNCTIO	N	1	n A	S		
7~0	PWM0	PWM 0 L	ow Bits Reg	gister.	NA C			
PWM	0 LOW BITS	REGISTE	ર					
Bit:	7	6	5	4	3	2	1	0
	PWM1.7	PWM1.6	PWM1.5	PWM1.4	PWM1.3	PWM1.2	PWM1.1	PWM1.0
Mnem	onic: PWM1L	-					501	Address: DE
BIT	NAME	FUNCTIO	N			Q	5.40	A
7~0	PWM1	PWM 1 L	ow Bits Re	gister.			K~~	n_
PWM		REGISTER	1				22	6
Bit:	7	6	5	4	3	2	1 7	0
	PWMRUN	-	-	CLRPWM	-	-	-	20 V
Mnem	onic: PWMC	ON1					ļ	Address: DC
BIT	NAME	FUNCTIO	N					00
7	PWMRUN	0: The PV	VM is not ru	inning.				
1	PWWRUN	1: The PV	VM counter	is running.				
6~5	-	Reserved						
4	CLRPWM	1: Clear 8	-bit PWM c	ounter to 000	DH.			
т		It is auton	natically clea	ared by hard	ware.			
3~0	-	Reserved	l.					
	MULATOR							
Bit:	7	6	5	4	3	2	1	0
	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
							ŀ	Address: E0
Vnem	onic: ACC	1						
Mnem BIT	NAME	FUNCTIO	N					
1000	[			r is the stand	dard 8052 a	accumulator		
<b>BIT</b> 7-0	NAME ACC	The A or A	ACC registe	r is the stand	dard 8052 a	accumulator		
<b>BIT</b> 7-0	NAME ACC I CAPTURE	The A or <i>J</i>	ACC registe					0
BIT 7-0 INPUT Bit:	NAME ACC F CAPTURE 7	The A or <i>i</i> 6	ACC registe EGISTER 5	4	dard 8052 a 3 CCL0.3	accumulator 2 CCL0.2	1 CCL0.1	0 CCL0.0
BIT 7-0 INPUT Bit:	NAME ACC F CAPTURE 7	The A or <i>i</i> 6	ACC registe EGISTER 5	4	3	2	1 CCL0.1	CCL0.0
BIT 7-0 INPUT Bit:	NAME ACC T CAPTURE 7 CCL0.7 C	The A or <i>i</i> 6	ACC registe EGISTER 5 CCL0.5	4	3	2	1 CCL0.1	1

Bit:	7	6	5	4	3	2	1	0
	CCH0.7	CCH0.6	CCH0.5	CCH0.4	CCH0.3	CCH0.2	CCH0.1	CCH0.0
Mnem	nonic: CCH0	)			april 1			Address: E
BIT	NAME	FUNCT	ION		- ~ (Q)	N.		
7-0	CCH0	Capture	e 0 high byte	э.	6	CAX.	26	
IINTE			GISTER 1			Val.	225	
Bit:	7	6	5	4	3	2	10	0
	ECPTF	EBO	-	EWDI	-	- 0	EKB	El2
Mnem	nonic: EIE					<u></u>	R X	Address: E
BIT	NAME	FUNCT	ION				- 493	0.0
7	ECPTF	0: Disa	ble capture	interrupt.			-4	0
1	ECPIF	1: Enal	ble capture	interrupt.				
		Enable	brownout in	nterrupt.				SS)
6	EBO	0: Disa	ble brownou	ut interrupt.				
		1: Enal	ble brownou	it interrupt.				1.2
5	-	Reserv	/ed.					
4	EWDI	0: Disa	ble Watchd	log Timer Int	errupt.			
4		1: Enal	ble Watchdo	og Timer Inte	errupt.			
3~2	-	Reserv	ed.					
1	EKB	0: Disa	ble Keypad	Interrupt.				
	END	1: Enal	ble Keypad	Interrupt.				
0	EI2	0: Disal	ble I2C Inter	rrupt.				
0		1: Enat	ole I2C Inter	rupt.				
KEYE	BOARD LE	VEL						
Bit:		6	5	4	3	2	1	0
	KBL.7	KBL.6	KBL.5	6 KBL.4	KBL.3	KBL.2	KBL.1	KBL.0
Mnem	nonic: KBL							Address: E
BIT	NAME	FUNCT	ION					
1	22.0	Keyboa	rd trigger lev	vel.				
7~0	KBL.7~0	0: Low	level trigger.	.x pin.				
1~0	NDL.7~0	1: High	level trigger	r on KBI.x pi	n.			
		[x = 0-7	Pa.					
PORT	ГS SHMITT	REGISTE	RUN					
Bit:	7	6	5	4	3	2	1	0

Instruction Timing for N79E352(R), continued


Instruction	HEX Op-Code	Bytes	N79E352(R) Machine Cycles	N79E352(R) Clock Cycles	8052 Clock Cycles	N79E352(R) v 8052 Speed Ratio
CLR A	E4	1	190	4	12	3
CPL A	F4	1	1 0	4	12	3
CLR C	C3	1	1	4	12	3
CLR bit	C2	2	2	8	12	1.5
CPL C	B3	1	1	4	12	3
CPL bit	B2	2	2	8	12	1.5
DEC A	14	1	1	4	12	3
DEC R0	18	1	1	4	12	3
DEC R1	19	1	1	4	12	3
DEC R2	1A	1	1	4	12	3
DEC R3	1B	1	1	4	12	3
DEC R4	1C	1	1	4	12	3
DEC R5	1D	1	1	4	12	3
DEC R6	1E	1	1	4	12	3
DEC R7	1F	1	1	4	12	3
DEC @R0	16	1	1	4	12	3
DEC @R1	17	1	1	4	12	3
DEC direct	15	2	2	8	12	1.5
DEC DPTR	A5	1	2	8	-	-
DIV AB	84	1	5	20	48	2.4
DA A	D4	1	1	4	12	3
DJNZ R0, rel	D8	2	3	12	24	2
DJNZ R1, rel	D9	2	3	12	24	2
DJNZ R5, rel	DD	2	3	12	24	2
DJNZ R2, rel	DA	2	3	12	24	2
DJNZ R3, rel	DB	2	3	12	24	2
DJNZ R4, rel	DC	2	3	12	24	2
DJNZ R6, rel	DE	2	3	12	24	2
DJNZ R7, rel	DF	2	3	12	24	2
DJNZ direct, rel	D5	3	4	16	24	1.5
INC A	04	1	1	4	12	3
INC R0	08	1	1	4	12	3
INC R1	09	1	1	4	12	3
INC R2	0A	1	1	4	12	3
INC R3	OB	1	1	4	12	3
INC R4	OC	1	1	4	12	3

Instruction Timing for N79E352(R), continued

Instruction	HEX Op-Code	Bytes	N79E352(R) Machine Cycles	N79E352(R) Clock Cycles	8052 Clock Cycles	N79E352(R) v 8052 Speed Ratio
MOV R1, direct	A9	2	2	8	12	1.5
MOV R2, direct	AA	2	2	8	12	1.5
MOV R3, direct	AB	2	2	8	12	1.5
MOV R4, direct	AC	2	2	8	12	1.5
MOV R5, direct	AD	2	2	8	12	1.5
MOV R6, direct	AE	2	2	8	12	1.5
MOV R7, direct	AF	2	2	8	12	1.5
MOV R0, #data	78	2	2	8	12	1.5
MOV R1, #data	79	2	2	8	12	1.5
MOV R2, #data	7A	2	2	8	12	1.5
MOV R3, #data	7B	2	2	8	12	1.5
MOV R4, #data	7C	2	2	8	12	1.5
MOV R5, #data	7D	2	2	8	12	1.5
MOV R6, #data	7E	2	2	8	12	1.5
MOV R7, #data	7F	2	2	8	12	1.5
MOV @R0, A	F6	1	1	4	12	3
MOV @R1, A	F7	1	1	4	12	3
MOV @R0, direct	A6	2	2	8	12	1.5
MOV @R1, direct	A7	2	2	8	12	1.5
MOV @R0, #data	76	2	2	8	12	1.5
MOV @R1, #data	77	2	2	8	12	1.5
MOV direct, A	F5	2	2	8	12	1.5
MOV direct, R0	88	2	2	8	12	1.5
MOV direct, R1	89	2	2	8	12	1.5
MOV direct, R2	8A	2	2	8	12	1.5
MOV direct, R3	8B	2	2	8	12	1.5
MOV direct, R4	8C	2	2	8	12	1.5
MOV direct, R5	8D	2	2	8	12	1.5
MOV direct, R6	8E	2	2	8	12	1.5
MOV direct, R7	8F	2	2	8	12	1.5
MOV direct, @R0	86	2	2	8	12	1.5
MOV direct, @R1	87	2	2	8	12	1.5
MOV direct, direct	85	3	3	12	24	2
MOV direct, #data	75	3	3	12	24	2
MOV DPTR, #data 16	90	3	3	12	24	2
MOVC A, @A+DPTR	93	1	2	8	24	3

Instruction Timing for N79E352(R), continued

Instruction	HEX Op-Code	Bytes	N79E352(R) Machine Cycles	N79E352(R) Clock Cycles	8052 Clock Cycles	N79E352(R) vs 8052 Speed Ratio
MOVX A, @R0	E2	1	2 - 9	8 - 36	24	3 - 0.66
MOVX A, @R1	E3	1	2 - 9	8 - 36	24	3 - 0.66
MOVX A, @DPTR	E0	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @R0, A	F2	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @R1, A	F3	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @DPTR, A	F0	1	2 - 9	8 - 36	24	3 - 0.66
MOV C, bit	A2	2	2	8	12	1.5
MOV bit, C	92	2	2	8	24	3
ORL A, R0	48	1	1	4	12	3
ORL A, R1	49	1	1	4	12	3
ORL A, R2	4A	1	1	4	12	3
ORL A, R3	4B	1	1	4	12	3
ORL A, R4	4C	1	1	4	12	3
ORL A, R5	4D	1	1	4	12	3
ORL A, R6	4E	1	1	4	12	3
ORL A, R7	4F	1	1	4	12	3
ORL A, @R0	46	1	1	4	12	3
ORL A, @R1	47	1	1	4	12	3
ORL A, direct	45	2	2	8	12	1.5
ORL A, #data	44	2	2	8	12	1.5
ORL direct, A	42	2	2	8	12	1.5
ORL direct, #data	43	3	3	12	24	2
ORL C, bit	72	2	2	8	24	3
ORL C, /bit	A0	2	2	6	24	3
PUSH direct	C0	2	2	8	24	3
POP direct	D0	2	2	8	24	3
RET	22	1	2	8	24	3
RETI	32	1	2	8	24	3
RL A	23	1	1	4	12	3
RLC A	33	1	1	4	12	3
RR A	03	1	1	4	12	3
RRC A	13	1	1	4	12	3
SETB C	D3	1	1	4	12	3
SETB bit	D2	2	2	8	12	1.5
SWAP A	C4	1	1	4	12	3
SJMP rel	80	2	3	12	24	2
SUBB A, R0	98	1	1	4	12	3



- 57 -

#### **11. RESET CONDITIONS**

The user has several hardware related options for placing the N79E352(R) into reset condition. In general, most register bits go to their reset value irrespective of the reset condition, but there are a few flags whose state depends on the source of reset. The user can use these flags to determine the cause of reset using software.

#### 11.1 Sources of reset

#### 11.1.1 External Reset

The device samples the RST pin every machine cycle during state C4. The RST pin must be held high for at least two machine cycles before the reset circuitry applies an internal reset signal. Thus, this reset is a synchronous operation and requires the clock to be running.

The device remains in the reset state as long as RST pin is high and remains high up to two machine cycles after RST is deactivated. Then, the device begins program execution at 0000h. There are no flags associated with the external reset, but, since the other two reset sources do have flags, the external reset is the cause if those flags are clear.

#### 11.1.2 Power-On Reset (POR)

When the power supply rises to the configured level,  $V_{RST}$ , the device will perform a power on reset and set the POR flag. The software should clear the POR flag, or it will be difficult to determine the source of future resets.

#### 11.1.3 Brown-Out Reset (BOR)

If the power supply falls below brownout voltage of  $V_{BOV}$ , the device goes into the reset state. When the power supply returns to proper levels, the device performs a brownout reset.

#### 11.1.4 Watchdog Timer Reset

The Watchdog Timer is a free-running timer with programmable time-out intervals. The program must clear the Watchdog Timer before the time-out interval is reached to restart the count. If the time-out interval is reached, an interrupt flag is set. 512 clocks later, if the Watchdog Reset is enabled and the Watchdog Timer has not been cleared, the Watchdog Timer generates a reset. The reset condition is maintained by the hardware for two machine cycles, and the WTRF bit in WDCON is set. Afterwards, the device begins program execution at 0000h.

#### 11.1.5 Software Reset

N79E352(R) is enhanced by a software reset. This allows the program code to reset the whole system in software approach. Just writer 1 to SRET bit in AUXR1.3, a software reset will perform. Note that SRST require Timed Access procedure to write. Please refer TA register description

#### 11.2 Reset State

When the device is reset, most registers return to their initial state. The Watchdog Timer is disabled if the reset source was a power-on reset. The Program Counter is set to 0000h, and the stack pointer is reset to 07h. After this, the device remains in the reset state as long as the reset conditions are satisfied.

#### **12. PROGRAMMABLE TIMERS/COUNTERS**

The N79E352(R) has three 16-bit programmable timer/counters and one programmable Watchdog timer. The Watchdog timer is operationally quite different from the other two timers.

#### 12.1 Timer/Counters 0 & 1

Each of these Timer/Counters has two 8 bit registers which form the 16 bit counting register. For Timer/Counter 0 they are TH0, the upper 8 bits register, and TL0, the lower 8 bit register. Similarly Timer/Counter 1 has two 8 bit registers, TH1 and TL1. The two can be configured to operate either as timers, counting machine cycles or as counters counting external inputs.

When configured as a "Timer", the timer counts clock cycles. The timer clock can be programmed to be thought of as 1/12 of the system clock or 1/4 of the system clock. In the "Counter" mode, the register is incremented on the falling edge of the external input pin, T0 in case of Timer 0, and T1 for Timer 1. The T0 and T1 inputs are sampled in every machine cycle at C4. If the sampled value is high in one machine cycle and low in the next, then a valid high to low transition on the pin is recognized and the count register is incremented. Since it takes two machine cycles to recognize a negative transition on the pin, the maximum rate at which counting will take place is 1/24 of the master clock frequency. In either the "Timer" or "Counter" mode, the count register will be updated at C3. Therefore, in the "Timer" mode, the recognized negative transition on pin T0 and T1 can cause the count register value to be updated only in the machine cycle following the one in which the negative edge was detected.

The "Timer" or "Counter" function is selected by the " $C/\overline{T}$ " bit in the TMOD Special Function Register. Each Timer/Counter has one selection bit for its own; bit 2 of TMOD selects the function for Timer/Counter 0 and bit 6 of TMOD selects the function for Timer/Counter 1. In addition each Timer/Counter can be set to operate in any one of four possible modes. The mode selection is done by bits M0 and M1 in the TMOD SFR.

#### 12.2 Time-base Selection

The N79E352(R) gives the user two modes of operation for the timer. The timers can be programmed to operate like the standard 8051 family, counting at the rate of 1/12 of the clock speed. This will ensure that timing loops on the N79E352(R) and the standard 8051 can be matched. This is the default mode of operation of the N79E352(R) timers. The user also has the option to count in the turbo mode, where the timers will increment at the rate of 1/4 clock speed. This will straight-away increase the counting speed three times. This selection is done by the T0M and T1M bits in CKCON SFR. A reset sets these bits to 0, and the timers then operate in the standard 8051 mode. The user should set these bits to 1 if the timers are to operate in turbo mode.

#### 12.2.1 Mode 0

In Mode 0, the timer/counters act as a 8 bit counter with a 5 bit, divide by 32 pre-scale. In this mode we have a 13 bit timer/counter. The 13 bit counter consists of 8 bits of THx and 5 lower bits of TLx. The upper 3 bits of TLx are ignored.

The negative edge of the clock increments the count in the TLx register. When the fifth bit in TLx moves from 1 to 0, then the count in the THx register is incremented. When the count in THx moves from FFh to 00h, then the overflow flag TFx in TCON SFR is set. The counted input is enabled only if TRx is set and either GATE = 0 or  $\overline{INTx}$  = 1. When C/T is set to 0, then it will count clock cycles, and

if C /  $\overline{T}$  is set to 1, then it will count 1 to 0 transitions on T0 (P3.4) for timer 0 and T1 (P3.5) for timer 1. When the 13 bit count reaches 1FFFh the next count will cause it to roll-over to 0000h. The timer overflow flag TFx of the relevant timer is set and if enabled an interrupts will occur. Note that when used as a timer, the time-base may be either clock cycles/12 or clock cycles/4 as selected by the bits TxM of the CKCON SFR.

#### **14. WATCHDOG TIMER**

The Watchdog Timer is a free-running Timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a flag is set, which can cause an interrupt if enabled, and a system reset can also be caused if it is enabled. The interrupt will occur if the individual interrupt enable and the global enable are set. The interrupt and reset functions are independent of each other and may be used separately or together depending on the user's software.




Figure 14-1: Watchdog Timer

The Watchdog Timer should first be restarted by using WDCLR. This ensures that the timer starts from a known state. The WDCLR bit is used to restart the Watchdog Timer. This bit is self clearing, i.e. after writing a 1 to this bit the software will automatically clear it. The Watchdog Timer will now count clock cycles. The time-out interval is selected by the two bits WD1 and WD0 (CKCON.7 and CKCON.6). When the selected time-out occurs, the Watchdog interrupt flag WDIF (WDCON.3) is set. After the time-out has occurred, the Watchdog Timer waits for an additional 512 clock cycles. If the Watchdog Reset EWRST (WDCON.1) is enabled, then 512 clocks after the time-out, if there is no WDCLR, a system reset due to Watchdog Timer will occur. This will last for two machine cycles, and the Watchdog Timer reset flag WTRF (WDCON.2) will be set. This indicates to the software that the Watchdog was the cause of the reset.


When used as a simple timer, the reset and interrupt functions are disabled. The timer will set the WDIF flag each time the timer completes the selected time interval. The WDIF flag is polled to detect a time-out and the WDCLR allows software to restart the timer. The Watchdog Timer can also be used as a very long timer. The interrupt feature is enabled in this case. Every time the time-out occurs an interrupt will occur if the global interrupt enable EA is set.

The main use of the Watchdog Timer is as a system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. Using the watchdog timer interrupt during software development will allow the user to select ideal watchdog reset locations. The code is first written without the watchdog interrupt or reset. Then the Watchdog interrupt is enabled to identify code locations where interrupt occurs. The user can now insert instructions to reset the Watchdog Timer, which will allow the code to run without any Watchdog Timer interrupts. Now the Watchdog Timer reset is enabled and the Watchdog interrupt may be disabled. If any errant code is

transition is seen and that interrupt request flag IEn is set. IEn is automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source must hold the request active until the requested interrupt is actually generated. If the external interrupt is still asserted when the interrupt service routine is completed another interrupt will be generated. It is not necessary to clear the interrupt flag IEn when the interrupt is level sensitive, it simply tracks the input pin level.


If an external interrupt is enabled when the device is put into Power Down or Idle mode, the interrupt will cause the processor to wake up and resume operation. Refer to the section on Power Management for details.



### 19. KEYBOARD FUNCTION

The N79E352(R) provideds 8 keyboard interrupt function to detect keypad status which key is acted, and allow a single interrupt to be generated when any key is pressed on a keyboard or keypad

## nuvoTon



## nuvoTon




Figure 24-2: Brown-out Voltage Detection



## nuvoTon

Output Data Hold to Clock Rising Edge	t <sub>XHQX</sub>				ns	
SM2=0 12 clocks per cycle		-Re-	2 t <sub>CLCL</sub>			
SM2=1 4 clocks per cycle		NºT.	t <sub>CLCL</sub>			
Input Data Hold after Clock Rising	t <sub>XHDX</sub>	923			ns	
SM2=0 12 clocks per cycle		172	t <sub>CLCL</sub>			
SM2=1 4 clocks per cycle		X	t <sub>CLCL</sub>			
Clock Rising Edge to Input Data Valid	t <sub>XHDV</sub>	2	( ) · · ·	N.	ns	
SM2=0 12 clocks per cycle			11 t <sub>CLCL</sub>	42		
SM2=1 4 clocks per cycle			3 t <sub>CLCL</sub>	20		

#### 27.3.5 Program Memory Read Cycle





Figure 26-2 Program Memory Read Cycle

#### 27.3.8 I2C Bus Timing Characteristics

PARAMETER	SYMBOL	Standar	UNIT		
	pro-	Min.	Max.		
SCL clock frequency	f <sub>SCL</sub>	0	100	kHz	
bus free time between a STOP and START condition	t <sub>BUF</sub>	4.7	-	uS	
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t <sub>Hd;STA</sub>	4.0	1	uS	
Low period of the SCL clock	t <sub>LOW</sub>	4.7	1	uS	
HIGH period of the SCL clock	t <sub>HIGH</sub>	4.0	5-00	uS	
Set-up time for a repeated START condition	t <sub>SU;STA</sub>	4.7	V2- Sp	uS	
Data hold time	t <sub>HD;DAT</sub>	5.0	No F	uS	
Data set-up time	t <sub>SU;DAT</sub>	250	- 92	nS	
Rise time of both SDA and SCL signals	t <sub>r</sub>	-	1000	nS	
Fall time of both SDA and SCL signals	t <sub>f</sub>	-	300	nS	
Set-up time for STOP condition	t <sub>su;sto</sub>	4.0	-	uS	
Capacitive load for each bus line	C <sub>b</sub>	-	400	pF	





#### **EXPLANATION OF LOGIC SYMBOLS**

In order to maintain compatibility with the original 8051 family, this device specifies the same parameter as such device, using the same symbols. The explanation of the symbols is as follows.

t	Time	А	Address
С	Clock	D	Input Data
H	Logic level high	L	Logic level low
U	Instruction	Р	PSEN
Q	Output Data	R	RD signal
V	Valid	W	WR signal
Х	No longer a valid state	Z	Tri-state
		- 129 -	Public

#### 28.4 48-pin LQFP

