E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	28
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 18x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3c154-b-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 3.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current	<u> </u>		-			
Normal Mode ^{2,3,4,5} —Full speed with code executing from Flash,	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	-	33	36.5	mA
peripheral clocks ON		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	10.5	13.3	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$		2.0	3.8	mA
Normal Mode ^{2,3,4,5} —Full speed with code executing from Flash,	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	<u> </u>	22	24.9	mA
peripheral clocks OFF		$F_{AHB} = F_{APB} = 20 \text{ MHz}$		7.8	10	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	<u> </u>	1.2	3	mA
Power Mode 1 ^{2,3,4,6} —Full speed with code executing from RAM,	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	—	30.5	35.5	mA
peripheral clocks UN		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	8.5	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.7	_	mA
Power Mode 1 ^{2,3,4,6} —Full speed with code executing from RAM,	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	-	20	23	mA
peripheral clocks OFF		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	—	5.3	_	mA
		F _{AHB} = F _{APB} = 2.5 MHz	—	1.0	_	mA
Power Mode 2 ^{2,3,4} —Core halted with peripheral clocks ON	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	-	19	22	mA
		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	7.8	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.3	_	mA
Power Mode 3 ^{2,3}	I _{DD}	V _{DD} = 1.8 V, T _A = 25 °C	_	175	_	μA
		V _{DD} = 3.0 V, T _A = 25 °C		250	_	μA

Notes:

1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.

2. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

3. Includes all peripherals that cannot have clocks gated in the Clock Control module.

4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).

5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.

6. RAM execution numbers use 0 wait states for all frequencies.

7. IDAC output current and IVC input current not included.

8. Bias current only. Does not include dynamic current from oscillator running at speed.



Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Mode 9 ^{2,3} —Low Power Shutdown with VREG0 disabled,	I _{DD}	RTC Disabled, V _{DD} = 1.8 V, T _A = 25 °C	_	85	_	nA
powered through VDD and VIO		RTC w/ 16.4 kHz LFO, V _{DD} = 1.8 V, T _A = 25 °C		350		nA
		RTC w/ 32.768 kHz Crystal, V _{DD} = 1.8 V, T _A = 25 °C		620		nA
		RTC Disabled, V _{DD} = 3.0 V, T _A = 25 °C	_	145	_	nA
		RTC w/ 16.4 kHz LFO, V _{DD} = 3.0 V, T _A = 25 °C		500	_	nA
		RTC w/ 32.768 kHz Crystal, V _{DD} = 3.0 V, T _A = 25 °C		800	_	nA
Power Mode 9 ^{2,3} —Low Power Shutdown with VREG0 in Iow-	I _{VREGIN}	RTC Disabled, VREGIN = 5 V, T _A = 25 °C	_	300		nA
ered through VREG0 (Includes VREG0 current)		RTC w/ 16.4 kHz LFO, VREGIN = 5 V, T _A = 25 °C		650		nA
		RTC w/ 32.768 kHz Crystal, VREGIN = 5 V, T _A = 25 °C		950	_	nA
VIOHD Current (High-drive I/O dis-	I _{VIOHD}	HV Mode (default)	_	2.5	5	μA
abled)		LV Mode	_	2	_	nA

Notes:

1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.

 Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

3. Includes all peripherals that cannot have clocks gated in the Clock Control module.

- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.

8. Bias current only. Does not include dynamic current from oscillator running at speed.



Table 3.10. SAR ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Supply Voltage Requirements	V _{ADC}	High Speed Mode	2.2		3.6	V
(VDD)		Low Power Mode	1.8	_	3.6	V
Throughput Rate	f _S	12 Bit Mode	-		250	ksps
(High Speed Mode)		10 Bit Mode	-	_	1	Msps
Throughput Rate	f _S	12 Bit Mode	-	—	62.5	ksps
(Low Power Mode)		10 Bit Mode	_	_	250	ksps
Tracking Time	t _{TRK}	High Speed Mode	230	_	_	ns
		Low Power Mode	450		_	ns
SAR Clock Frequency	f _{SAR}	High Speed Mode	_	_	16.24	MHz
		Low Power Mode	_	_	4	MHz
Conversion Time	t _{CNV}	10-Bit Conversion, SAR Clock = 16 MHz, APB Clock = 40 MHz		762.5		ns
Sample/Hold Capacitor	C _{SAR}	Gain = 1	-	5	_	pF
		Gain = 0.5	-	2.5	_	pF
Input Pin Capacitance	C _{IN}	High Quality Inputs	_	18	_	pF
		Normal Inputs	-	20	_	pF
Input Mux Impedance	R _{MUX}	High Quality Inputs	_	300	_	Ω
		Normal Inputs	-	550	_	Ω
Voltage Reference Range	V _{REF}		1	_	V _{DD}	V
Input Voltage Range ¹	V _{IN}	Gain = 1	0		V _{REF}	V
		Gain = 0.5	0		$2 \mathrm{xV}_{REF}$	V
Power Supply Rejection Ratio	PSRR _{ADC}		-	70	_	dB
DC Performance					·	
Integral Nonlinearity	INL	12 Bit Mode ²	_	±1	±1.9	LSB
		10 Bit Mode	_	±0.2	±0.5	LSB
	·		l.	1	1u	

Notes:

1. Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.

2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code.



Table 3.10. SAR ADC (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Differential Nonlinearity	DNL	12 Bit Mode ²	-1	±0.7	1.8	LSB		
(Guaranteed Monotonic)		10 Bit Mode	_	±0.2	±0.5	LSB		
Offset Error (using VREFGND)	E _{OFF}	12 Bit Mode, VREF =2.4 V	-2	0	2	LSB		
		10 Bit Mode, VREF =2.4 V	-1	0	1	LSB		
Offset Temperatue Coefficient	TC _{OFF}		_	0.004		LSB/°C		
Slope Error ³	E _M	12 Bit Mode	-0.07	-0.02	0.02	%		
Dynamic Performance with 10 kHz Sine Wave Input 1 dB below full scale, Max throughput								
Signal-to-Noise	SNR	12 Bit Mode	62	66		dB		
		10 Bit Mode	58	60		dB		
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	62	66		dB		
		10 Bit Mode	58	60		dB		
Total Harmonic Distortion	THD	12 Bit Mode	_	78		dB		
(Up to 5th Harmonic)		10 Bit Mode	_	77	_	dB		
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	_	-79		dB		
		10 Bit Mode	-	-74		dB		
	1	<u>.</u>						

Notes:

1. Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.

2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code.



Table 3.16. Comparator (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Positive Hysteresis	HYS _{CP+}	CMPHYP = 00	—	1.4	—	mV
Mode 3 (CPMD = 11)		CMPHYP = 01	—	4	—	mV
		CMPHYP = 10	—	8	—	mV
		CMPHYP = 11	_	16	_	mV
Negative Hysteresis	HYS _{CP-}	CMPHYN = 00	—	1.4	—	mV
Mode 3 (CPMD = 11)		CMPHYN = 01	—	-4	—	mV
		CMPHYN = 10	_	-8	_	mV
		CMPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	_	V _{DD} +0.25	V
Input Pin Capacitance	C _{CP}	PB2 Pins	_	7.5	_	pF
		PB3 Pins		10.5	—	pF
Common-Mode Rejection Ratio	CMRR _{CP}		—	75	—	dB
Power Supply Rejection Ratio	PSRR _{CP}		—	72	—	dB
Input Offset Voltage	V _{OFF}		-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	—	µV/°C
Reference DAC Resolution	N _{Bits}			6		bits



Table 3.17. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard I/O (PB0, PB1, and PB2)	indard I/O (PB0, PB1, and PB2), 5 V Tolerant I/O (PB3), and RESE					
Output High Voltage*	V _{OH}	Low Drive, I _{OH} = -2 mA	V _{IO} – 0.7	_		V
		High Drive, $I_{OH} = -5 \text{ mA}$	V _{IO} – 0.7			V
Output Low Voltage*	V _{OL}	Low Drive, I _{OL} = 3 mA	_		0.6	V
		High Drive, I _{OL} = 12.5 mA	—		0.6	V
Input High Voltage	V _{IH}	1.8 ≤ V _{IO} ≤ 2.0	0.7 x V _{IO}			V
		$2.0 \le V_{IO} \le 3.6$	V _{IO} – 0.6			V
Input Low Voltage	V _{IL}		_		0.6	V
Pin Capacitance	C _{IO}	PB0, PB1 and PB2 Pins		4	—	pF
		PB3 Pins	_	7		pF
Weak Pull-Up Current	I _{PU}	V _{IO} = 1.8	-6	-3.5	-2	μA
(Input Voltage = 0 V)		V _{IO} = 3.6	-30	-20	-10	μA
Input Leakage (Pullups off or Analog)	I _{LK}	$0 \le V_{IN} \le V_{IO}$	-1	—	1	μA
Input Leakage Current of Port Bank 3 I/O, V _{IN} above V _{IO}	ΙL	V _{IO} < V _{IN} < V _{IO} +2.0 V (pins without EXREG functions)	0	5	150	μA
		V _{IO} < V _{IN} < V _{REGIN} (pins with EXREG functions)	0	5	150	μA
High Drive I/O (PB4)					1	T.,
Output High Voltage	V _{OH}	Standard Mode, Low Drive, I _{OH} = –3 mA	V _{IOHD} – 0.7		_	V
		Standard Mode, High Drive, I _{OH} = -10 mA	V _{IOHD} – 0.7		_	V
Output Low Voltage	V _{OL}	Standard Mode, Low Drive, I _{OH} = 3 mA	—		0.6	V
		Standard Mode, High Drive, I _{OH} = 12.5 mA	—		0.6	V
Output Rise Time	t _R	Slew Rate Mode 0, V _{IOHD} = 5 V	—	50	—	ns
		Slew Rate Mode 1, V _{IOHD} = 5 V	—	300	—	ns
		Slew Rate Mode 2, V _{IOHD} = 5 V	—	1	—	μs
		Slew Rate Mode 3, V _{IOHD} = 5 V	—	3	—	μs
*Note: RESET does not drive to logic h	igh. Specifi	cations for RESET V _{OL} adher	re to the low driv	ve setting.		



4.1. Power

4.1.1. LDO and Voltage Regulator (VREG0)

The SiM3C1xx devices include two internal regulators: the core LDO Regulator and the Voltage Regulator (VREG0).

The LDO Regulator converts a 1.8–3.6 V supply to the core operating voltage of 1.8 V. This LDO consumes little power and provides flexibility in choosing a power supply for the system.

The Voltage Regulator regulates from 5.5 to 2.7 V and can serve as an input to the LDO. This allows the device to be powered from up to a 5.5 V supply without any external components other than bypass capacitors.

4.1.2. Voltage Supply Monitor (VMON0)

The SiM3C1xx devices include a voltage supply monitor which allows devices to function in known, safe operating condition without the need for external hardware. The supply monitor includes additional circuitry that can monitor the main supply voltage and the VREGIN input voltage divided by 4 (VREGIN / 4).

The supply monitor module includes the following features:

- Main supply "VDD Low" (VDD below the early warning threshold) notification.
- Holds the device in reset if the main VDD supply drops below the VDD Reset threshold.
- VREGIN divided by 4 (VREGIN / 4) supply "VREGIN Low" notification.

4.1.3. External Regulator (EXTVREG0)

The External Regulator provides all the circuitry needed for a high-power regulator except the power transistor (NPN or PNP) and current sensing resistor (if current limiting is enabled).

The External Regulator module has the following features:

- Interfaces with either an NPN or PNP external transistor that serves as the pass device for the high current regulator.
- Automatic current limiting.
- Automatic foldback limiting.
- Sources up to 1 A for use by external circuitry.
- Variable output voltage from 1.8–3.6 V in 100 mV steps.

4.1.4. Power Management Unit (PMU)

The Power Management Unit on the SiM3C1xx manages the power systems of the device. On power-up, the PMU ensures the core voltages are a proper value before core instruction execution begins. It also recognizes and manages the various wake sources for low-power modes of the device.

The PMU module includes the following features:

- Up to 16 pin wake inputs can wake the device from Power Mode 9.
- The Low Power Timer, RTC0 (alarms and oscillator fail), Comparator 0, and the RESET pin can also serve as wake sources for Power Mode 9.
- All PM9 wake sources (except for the RESET pin) can also reset the Low Power Timer or RTC0 modules.
- Disables the level shifters to pins and peripherals to further reduce power usage in PM9. These level shifters must be re-enabed by firmware after exiting PM9.
- Provides a PMU_Asleep signal to a pin as an indicator that the device is in PM9.



4.6. Communications Peripherals

4.6.1. External Memory Interface (EMIF0)

The External Memory Interface (EMIF0) allows external parallel asynchronous devices, like SRAMs and LCD controllers, to appear as part of the system memory map. The EMIF0 module includes the following features:

- Provides a memory mapped view of multiple external devices.
- Support for byte, half-word and word accesses regardless of external device data-width.
- Error indicator for certain invalid transfers.
- Minimum external timing allows for 3 clocks per write or 4 clocks per read.
- Output bus can be shared between non-muxed and muxed devices.
- Available extended address output allows for up to 24-bit address with 8-bit parallel devices.
- Support for 8-bit and 16-bit (muxed-mode only) devices with up to two chip-select signals.
- Support for internally muxed devices with dynamic address shifting.
- Fully programmable control signal waveforms.

4.6.2. USART (USART0, USART1)

The USART uses two signals (TX and RX) and a predetermined fixed baud rate to communicate with a single device. In addition to these signals, the USART0 module can optionally use a clock (UCLK) or hardware handshaking (RTS and CTS).

The USART module provides the following features:

- Independent transmitter and receiver configurations with separate 16-bit baud rate generators.
- Synchronous or asynchronous transmissions and receptions.
- Clock master or slave operation with programmable polarity and edge controls.
- Up to 5 Mbaud (synchronous or asynchronous, TX or RX, and master or slave) or 1 Mbaud Smartcard (TX or RX).
- Individual enables for generated clocks during start, stop, and idle states.
- Internal transmit and receive FIFOs with flush capability and support for byte, half-word, and word reads and writes.
- Data bit lengths from 5 to 9 bits.
- Programmable inter-packet transmit delays.
- Auto-baud detection with support for the LIN SYNC byte.
- Automatic parity generation (with enable).
- Automatic start and stop generation (with separate enables).
- Transmit and receive hardware flow-control.
- Independent inversion correction for TX, RX, RTS, and CTS signals.
- IrDA modulation and demodulation with programmable pulse widths.
- Smartcard ACK/NACK support.
- Parity error, frame error, overrun, and underrun detection.
- Multi-master and half-duplex support.
- Multiple loop-back modes supported.
- Multi-processor communications support.

4.6.3. UART (UART0, UART1)

The USART uses two signals (TX and RX) and a predetermined fixed baud rate to communicate with a single device.

The UART module provides the following features:

- Independent transmitter and receiver configurations with separate 16-bit baud-rate generators.
- Asynchronous transmissions and receptions.
- Up to 5 Mbaud (TX or RX) or 1 Mbaud Smartcard (TX or RX).



4.7. Analog

4.7.1. 12-Bit Analog-to-Digital Converters (SARADC0, SARADC1)

The SARADC0 and SARADC1 modules on SiM3C1xx devices are Successive Approximation Register (SAR) Analog to Digital Converters (ADCs). The key features of the SARADC module are:

- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 250 k samples per second in 12-bit mode or 1 M samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Selectable asynchronous hardware conversion trigger with hardware channel select.
- Output data window comparator allows automatic range checking.
- Support for Burst Mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- Conversion complete, multiple conversion complete, and FIFO overflow and underflow flags and interrupts supported.
- Flexible output data formatting.
- Sequencer allows up to 8 sources to be automatically scanned using one of four channel characteristic profiles without software intervention.
- Eight-word conversion data FIFO for DMA operations.
- Multiple SARADC modules can work together synchronously or by interleaving samples.
- Includes two internal references (1.65 V fast-settling, 1.2/2.4 V precision), support for an external reference, and support for an external signal ground.

4.7.2. Sample Sync Generator (SSG0)

The SSG module includes a phase counter and a pulse generator. The phase counter is a 4-bit free-running counter clocked from the SARADC module clock. Counting-up from zero, the phase counter marks sixteen equally-spaced events for any number of SARADC modules. The ADCs can use this phase counter to start a conversion. The programmable pulse generator creates a 50% duty cycle pulse with a period of 16 phase counter ticks. Up to four programmable outputs available to external devices can be driven by the pulse generator with programmable polarity and a defined output setting when the pulse generator is stopped.

The Sample Sync Generator module has the following features:

- Connects multiple modules together to perform synchronized actions.
- Outputs a clock synchronized to the internal sampling clock used by any number of SARADC modules to pins for use by external devices.
- Includes a phase counter, pulse generator, and up to four programmable outputs.

4.7.3. 10-Bit Digital-to-Analog Converter (IDAC0, IDAC1)

The IDAC takes a digital value as an input and outputs a proportional constant current on a pin. The IDAC module includes the following features:

- 10-bit current DAC with support for four timer, up to seven external I/O, on demand, and SSG0 output update triggers.
- Ability to update on rising, falling, or both edges for any of the external I/O trigger sources (DACnTx).
- Supports an output update rate greater than 600 k samples per second.
- Support for three full-scale output modes: 0.5 mA, 1.0 mA and 2.0 mA.
- Four-word FIFO to aid with high-speed waveform generation or DMA interactions.
- Individual FIFO overrun, underrun, and went-empty interrupt status sources.
- Support for multiple data packing formats, including: single 10-bit sample per word, dual 10-bit samples per word, or four 8-bit samples per word.
- Support for left- and right-justified data.



4.8. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.
- Clocks to all AHB peripherals are enabled.
- Clocks to all APB peripherals other than Watchdog Timer, EMIF0, and DMAXBAR are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost.

The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For VDD Supply Monitor and power-on resets, the RESET pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled with the Low Frequency Oscillator (LFO0) as its clock source. Program execution begins at location 0x00000000.







*Noted pins are listed in the pinout table and 80-pin TQFP package figure with additional names. These alternate functions are also present on the 92-pin LGA package and are identical to those on the 80-pin TQFP package.

Figure 6.2. SiM3C1x7-GM Pinout



Table 6.1. Pin Definitions and alternate	e functions for SiM3C1x7	(Continued)
--	--------------------------	-------------

Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB1.9/ TRACECLK	Standard I/O /ETM	46	A28	XBR0	\checkmark					ADC1.9
PB1.10	Standard I/O	43	A26	XBR0	\checkmark	A23m/ A15			DMA0T1	ADC1.8
PB1.11	Standard I/O	42	A25	XBR0	\checkmark	A22m/ A14			DMA0T0	ADC1.7
PB1.12	Standard I/O	41	D3	XBR0	~	A21m/ A13				ADC1.6
PB1.13	Standard I/O	40	A24	XBR0	~	A20m/ A12			ADC0T15 WAKE.0	ADC1.5 CS0.10
PB1.14	Standard I/O	39	A23	XBR0	~	A19m/ A11			ADC1T15 WAKE.1	ADC1.4 CS0.11
PB1.15	Standard I/O	38	A22	XBR0	~	A18m/ A10			WAKE.2	ADC1.3 CS0.12
PB2.0	Standard I/O	37	B17	XBR1	~	A17m/ A9	LSI0	Yes	INT0.0 INT1.0 WAKE.3	ADC1.2 CS0.13
PB2.1	Standard I/O	36	A21	XBR1	\checkmark	A16m/ A8	LSI1	Yes	INT0.1 INT1.1 WAKE.4	ADC1.1 CS0.14
PB2.2	Standard I/O	35	B16	XBR1	~	AD15m/ A7	LSI2	Yes	INT0.2 INT1.2 WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB2.3	Standard I/O	34	A20	XBR1	\checkmark	AD14m/ A6	LSI3	Yes	INT0.3 INT1.3 WAKE.6	
PB2.4	Standard I/O	31	B14	XBR1	V	AD13m/ A5	LSI4	Yes	INT0.4 INT1.4 WAKE.7	
PB2.5	Standard I/O	30	A18	XBR1	\checkmark	AD12m / A4	LSI5	Yes	INT0.5 INT1.5	



6.2. SiM3C1x6 Pin Definitions









Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB0.8	Standard I/O	26	XBR0	~			ADC0.14 ADC1.14
PB0.9	Standard I/O	25	XBR0	~			ADC0.15 ADC1.15
PB0.10	Standard I/O	22	XBR0	\checkmark		DMA0T1	ADC1.8
PB0.11	Standard I/O	21	XBR0	\checkmark		DMA0T0	ADC1.7
PB0.12	Standard I/O	20	XBR0	~		ADC0T15 WAKE.0	ADC1.5 CS0.10
PB0.13	Standard I/O	19	XBR0	~		ADC1T15 WAKE.1	ADC1.4 CS0.11
PB0.14	Standard I/O	18	XBR0	~		WAKE.2	ADC1.3 CS0.12
PB0.15	Standard I/O	17	XBR0	~		WAKE.3	ADC1.2 CS0.13
PB1.0	Standard I/O	16	XBR0	V		WAKE.4	ADC1.1 CS0.14
PB1.1	Standard I/O	15	XBR0	\checkmark		WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB1.2	Standard I/O	12	XBR0	~			CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB1.3	Standard I/O	11	XBR0	V			CMP0P.0 CMP1P.0
PB3.0	5 V Tolerant I/O	10	XBR1	V		DAC0T0 DAC1T0 LPT0T0 INT0.0 INT1.0 WAKE.12	CMP0P.1 CMP1P.1 EXREGSP

Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)





Figure 6.7. LGA-92 Landing Diagram

ension	Typical	Мах					
21	6.50	_					
22	6.50	_					
e	0.50	—					
f	—	0.35					
P1	_	3.20					
2	—	3.20					
 Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed. 							
	ension 21 22 e f 21 22 limensions sh ed. eature sizes s a card fabrica onsigning app	Image: space of the space of					

- Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 4. This land pattern design is based on the IPC-7351 guidelines.



6.4.1. LGA-92 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.

6.4.2. LGA-92 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- 4. A 2 x 2 array of 1.25 mm square openings on 1.60 mm pitch should be used for the center ground pad.

6.4.3. LGA-92 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



D	imension	Min	Nominal	Max
aaa		—	—	0.20
	bbb	—	—	0.20
ccc		—	—	0.08
ddd		—	—	0.08
 Notes: All dimensions shown are in millimeters (mm) unless otherwise noted. Dimensioning and Tolerancing per ANSI Y14.5M-1994. This package outline conforms to JEDEC MS-026, variant ACD. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. 				

Table 6.10. TQFP-64 Package Dimensions (Continued)

SILICON LABS

DOCUMENT CHANGE LIST

Revision 0.8 to Revision 1.0

- Added block diagram to front page; updated feature bullet lists.
- Electrical Specifications Tables Additions:
 - Voltage Regulator Current Sense Supply Current, Typ = $3 \mu A$ (Table 3.2)
 - Power Mode 2 Wake Time, Min = 4 clocks, Max = 5 clocks (Table 3.3)
 - External Crystal Clock Frequency, Min = 0.01 MHz, Max = 30 MHz (Table 3.9)
 - Added /RESET pin characteristics (Table 3.17)
- Electrical Specifications Tables Removals:
 - Power Mode 3 Wake Time (Table 3.3)
- Electrical Specifications Tables Corretions/Adjustments:
 - IVC Supply Current, Max = 2.5 μA (Table 3.2)
 - VREG0 Output Voltage Normal Mode, Min = 3.15 V (Table 3.5)
 - VREG0 Output Voltage Suspend Mode, Min = 3.15 V (Table 3.5)
 - External Regulator Internal Pull-Down, Typ = $5 \text{ k}\Omega$ (Table 3.6)
 - External Regulator Internal Pull-Up, Typ = 10 k Ω (Table 3.6)
 - Flash Memory Endurance, Typ = 100k write/erase cycles (Table 3.7)
 - Flash Memory Retention, Min = 10 Years, Typ = 100 Years (Table 3.7)
 - Low Power Oscillator Frequency, Min = 19.5 MHz, Max = 20.5 MHz (Table 3.8)
 - SAR Dynamic Performance : consolidated all specs. (Table 3.10)
 - IDAC Full Scale Output Current 1 mA Range, Min = 0.99 mA (Table 3.11)
 - IDAC Full Scale Output Current 0.5 mA Range, Min = 493 μA (Table 3.11)
 - IVC Slope @ 1 mA, Min = 1.55 V/mA, Max = 1.75 V/mA (Table 3.13)
 - IVC Slope @ 2 mA, Min = 795 mV/mA, Max = 860 mV/mA (Table 3.13)
 - IVC Slope @ 3 mA, Min = 525 mV/mA, Max = 570 mV/mA (Table 3.13)
 - IVC Slope @ 4 mA, Min = 390 mV/mA, Max = 430 mV/mA (Table 3.13)
 - IVC Slope @ 5 mA, Min = 315 mV/mA (Table 3.13)
 - IVC Slope @ 6 mA, Min = 260 mV/mA (Table 3.13)
 - Temperature Sensor Slope Error, Type = $\pm 120 \,\mu$ V/C (Table 3.15)
 - Comparator Input Offset Voltage, Min = -10 mV, Max = 10 mV (Table 3.16)
- "4. Precision32TM SiM3C1xx System Overview":
 - Updated Power Modes discussion.
 - Refined and updated feature bullet lists.
- Updated and clarified RTC timer clock output. The RTC output is now referred to as "RTC0TCLK".
- "6. Pin Definitions and Packaging Information": Renamed RTC0OSC_OUT function to RTC0TCLK_OUT for consistency.
- "7. Revision Specific Behavior": Updated revision identification drawings to better match physical appearance of packages.



Silicon Labs



Simplicity Studio⁴

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com