
Silicon Labs - <u>SIM3C157-B-GM Datasheet</u>





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	65
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 32x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	92-VFLGA Dual Rows, Exposed Pad
Supplier Device Package	92-LGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3c157-b-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 3.2. Power Co	nsumption	(Continued)
---------------------	-----------	-------------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Analog Peripheral Supply Current	ts		1			
Voltage Regulator (VREG0)	I _{VREGIN}	Normal Mode, T _A = 25 °C BGDIS = 0, SUSEN = 0		300		μA
		Normal Mode, $T_A = 85 \degree C$ BGDIS = 0, SUSEN = 0	_		650	μA
		Suspend Mode, T _A = 25 °C BGDIS = 0, SUSEN = 1	_	75		μA
		Suspend Mode, T _A = 85 °C BGDIS = 0, SUSEN = 1	_		115	μA
		Sleep Mode, T _A = 25 °C BGDIS = 1, SUSEN = X	_	90	_	nA
		Sleep Mode, T _A = 85 °C BGDIS = 1, SUSEN = X	_	_	500	nA
Voltage Regulator (VREG0) Sense	I _{VRSENSE}	SENSEEN = 1		3		μA
External Regulator (EXTVREG0)	I _{EXTVREG}	Regulator	_	215	250	μA
		Current Sensor		7	—	μA
PLL0 Oscillator (PLL0OSC)	I _{PLLOSC}	Operating at 80 MHz	_	1.75	1.86	mA
Low-Power Oscillator (LPOSC0)	I _{LPOSC}	Operating at 20 MHz		190	—	μA
		Operating at 2.5 MHz		40	_	μA
Low-Frequency Oscillator (LFOSC0)	I _{LFOSC}	Operating at 16.4 kHz, T _A = 25 °C	_	215		nA
		Operating at 16.4 kHz, T _A = 85 °C	_		500	nA

Notes:

1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.

 Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

3. Includes all peripherals that cannot have clocks gated in the Clock Control module.

4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).

5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.

6. RAM execution numbers use 0 wait states for all frequencies.

7. IDAC output current and IVC input current not included.

8. Bias current only. Does not include dynamic current from oscillator running at speed.



Table 3.7. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Write Time ¹	t _{WRITE}	One 16-bit Half Word	20	21	22	μs	
Erase Time ¹	t _{ERASE}	One Page	20	21	22	ms	
	t _{ERALL}	Full Device	20	21	22	ms	
V _{DD} Voltage During Programming	V _{PROG}		1.8	_	3.6	V	
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	—	Cycles	
Retention ²	t _{RET}	T _A = 25 °C, 1k Cycles	10	100		Years	

Notes:

1. Does not include sequencing time before and after the write/erase operation, which may take up to 35 µs. During a sequential write operation, this extra time is only taken prior to the first write and after the last write.

2. Additional Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 3.8. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Phase-Locked Loop (PLL0OSC)					1	
Calibrated Output Frequency*	f _{PLL0OSC}	Full Temperature and Supply Range	77	79	80	MHz
Power Supply Sensitivity*	PSS _{PLL0OSC}	T _A = 25 °C, Fout = 79 MHz	—	430	_	ppm/V
Temperature Sensitivity*	TS _{PLL0OSC}	V _{DD} = 3.3 V, Fout = 79 MHz	—	95	_	ppm/°C
Adjustable Output Frequency Range	f _{PLL0OSC}		23	_	80	MHz
Lock Time	t _{PLLOLOCK}	f _{REF} = 20 MHz, f _{PLL0OSC} = 80 MHz, M=24, N=99, LOCKTH = 0	_	1.7		μs
		f _{REF} = 32 kHz, f _{PLL0OSC} = 80 MHz, M=0, N=2440, LOCKTH = 0	_	91		μs
*Note: PLL0OSC in free-running osc	illator mode.					



Table 3.8. Internal Oscillators (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Low Power Oscillator (LPOSC0)			1	I		
Oscillator Frequency	f _{LPOSC}	Full Temperature and Supply Range	19	20	21	MHz
		T _A = 25 °C, V _{DD} = 3.3 V	19.5	20	20.5	MHz
Divided Oscillator Frequency	f _{LPOSCD}	Full Temperature and Supply Range	2.375	2.5	2.625	MHz
Power Supply Sensitivity	PSS _{LPOSC}	T _A = 25 °C		0.5	—	%/V
Temperature Sensitivity	TS _{LPOSC}	V _{DD} = 3.3 V		55		ppm/°C
Low Frequency Oscillator (LFO	SCO)				1	
Oscillator Frequency	f _{LFOSC}	Full Temperature and Supply Range	13.4	16.4	19.7	kHz
		T _A = 25 °C, V _{DD} = 3.3 V	15.8	16.4	17.3	kHz
Power Supply Sensitivity	PSS _{LFOSC}	T _A = 25 °C	_	2.4		%/V
Temperature Sensitivity	TS _{LFOSC}	V _{DD} = 3.3 V	_	0.2		%/°C
RTC0 Oscillator (RTC0OSC)			I		1	4
Missing Clock Detector Trigger Frequency	f _{RTCMCD}			8	15	kHz
RTC Robust Duty Cycle Range	DC _{RTC}		25	_	55	%
*Note: PLL0OSC in free-running osci	llator mode.	1	1	1	1	1

Table 3.9. External Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit				
External Input CMOS Clock Frequency*	f _{CMOS}		0	_	50	MHz				
External Input CMOS Clock High Time	t _{CMOSH}		9	_		ns				
External Input CMOS Clock Low Time	t _{CMOSL}		9			ns				
External Crystal Clock Frequency	f _{XTAL}		0.01	—	30	MHz				
*Note: Minimum of 10 kHz during debug operations.										



Table 3.10. SAR ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Resolution	N _{bits}	12 Bit Mode		12		Bits	
		10 Bit Mode		10		Bits	
Supply Voltage Requirements	V _{ADC}	High Speed Mode	2.2	_	3.6	V	
(VDD)		Low Power Mode	1.8	_	3.6	V	
Throughput Rate	f _S	12 Bit Mode	_	_	250	ksps	
(High Speed Mode)		10 Bit Mode		_	1	Msps	
Throughput Rate	f _S	12 Bit Mode	_	_	62.5	ksps	
(Low Power Mode)		10 Bit Mode	_	_	250	ksps	
Tracking Time	t _{TRK}	High Speed Mode	230	_		ns	
		Low Power Mode	450	_		ns	
SAR Clock Frequency	f _{SAR}	High Speed Mode	_	_	16.24	MHz	
		Low Power Mode	_	_	4	MHz	
Conversion Time	t _{CNV}	10-Bit Conversion, SAR Clock = 16 MHz, APB Clock = 40 MHz		762.5			
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5	_	pF	
		Gain = 0.5	_	2.5		pF	
Input Pin Capacitance	C _{IN}	High Quality Inputs	_	18		pF	
		Normal Inputs	_	20		pF	
Input Mux Impedance	R _{MUX}	High Quality Inputs	_	300		Ω	
		Normal Inputs	_	550		Ω	
Voltage Reference Range	V _{REF}		1	_	V _{DD}	V	
Input Voltage Range ¹	V _{IN}	Gain = 1	0	_	V _{REF}	V	
		Gain = 0.5	0	_	$2 x V_{REF}$	V	
Power Supply Rejection Ratio	PSRR _{ADC}		-	70	_	dB	
DC Performance	L		I		ıl		
				. 4	10	LSB	
Integral Nonlinearity	INL	12 Bit Mode ²		±1	±1.9	LOD	

1. Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.

2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code.



Table 3.16. Comparator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CMPMD = 00	t _{RESP0}	+100 mV Differential		100	_	ns
(Highest Speed)		-100 mV Differential	_	150	_	ns
Response Time, CMPMD = 11	t _{RESP3}	+100 mV Differential	_	1.4	_	μs
(Lowest Power)		-100 mV Differential		3.5	_	μs
Positive Hysteresis	HYS _{CP+}	CMPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CMPHYP = 01	_	8	_	mV
		CMPHYP = 10		16	_	mV
		CMPHYP = 11	_	33		mV
Negative Hysteresis	HYS _{CP-}	CMPHYN = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CMPHYN = 01		-8	_	mV
		CMPHYN = 10	_	-16	_	mV
		CMPHYN = 11	_	-33		mV
Positive Hysteresis	HYS _{CP+}	CMPHYP = 00		0.5	_	mV
Mode 1 (CPMD = 01)		CMPHYP = 01		6	_	mV
		CMPHYP = 10		12	_	mV
		CMPHYP = 11	_	24	_	mV
Negative Hysteresis	HYS _{CP-}	CMPHYN = 00		0.5	_	mV
Mode 1 (CPMD = 01)		CMPHYN = 01		-6.0	_	mV
		CMPHYN = 10	_	-12	_	mV
		CMPHYN = 11		-24	_	mV
Positive Hysteresis	HYS _{CP+}	CMPHYP = 00		0.6	_	mV
Mode 2 (CPMD = 10)		CMPHYP = 01	_	4.5	_	mV
		CMPHYP = 10	_	9.5	_	mV
		CMPHYP = 11		19	_	mV
Negative Hysteresis	HYS _{CP-}	CMPHYN = 00	_	0.6	—	mV
Mode 2 (CPMD = 10)		CMPHYN = 01	_	-4.5	—	mV
		CMPHYN = 10	_	-9.5	—	mV
		CMPHYN = 11		-19	_	mV



3.2. Thermal Conditions

Table 3.18. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance*	θ_{JA}	LGA-92 Packages		35	_	°C/W
		TQFP-80 Packages	_	40		°C/W
		QFN-64 Packages	—	25	_	°C/W
		TQFP-64 Packages	_	30		°C/W
		QFN-40 Packages	_	30		°C/W
*Note: Thermal resistance assumes	a multi-layer F	PCB with any exposed pad sc	oldered to a PC	B pad.		

3.3. Absolute Maximum Ratings

Stresses above those listed under Table 3.19 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 3.19. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Мах	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V _{DD}		V _{SS} –0.3	4.2	V
Voltage on VREGIN	V _{REGIN}	EXTVREG0 Not Used	V _{SS} –0.3	6.0	V
		EXTVREG0 Used	V _{SS} –0.3	3.6	V
Voltage on VIO	V _{IO}		V _{SS} –0.3	4.2	V
Voltage on VIOHD	V _{IOHD}		V _{SS} –0.3	6.5	V
Voltage on I/O pins,	V _{IN}	RESET, V _{IO} ≥ 3.3 V	V _{SS} –0.3	5.8	V
non Port Bank 3 I/O		RESET, V _{IO} < 3.3 V	V _{SS} –0.3	V _{IO} +2.5	V
		Port Bank 0, 1, and 2 I/O	V _{SS} –0.3	V _{IO} +0.3	V
		Port Bank 4 I/O	V _{SSHD} -0.3	V _{IOHD} +0.3	V

*Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.



4. Precision32[™] SiM3C1xx System Overview

The SiM3C1xx Precision32[™] devices are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below. Refer to Table 5.1 for specific product feature selection and part ordering numbers.

- Core:
 - 32-bit ARM Cortex-M3 CPU.
 - 80 MHz maximum operating frequency.
 - Branch target cache and prefetch buffers to minimize wait states.
- Memory: 32–256 kB Flash; in-system programmable, 8–32 kB SRAM (including 4 kB retention SRAM, which preserves state in PM9 mode).
- Power:
 - Low drop-out (LDO) regulator for CPU core voltage.
 - Power-on reset circuit and brownout detectors.
 - 3.3 V output LDO for direct power from 5 V supplies.
 - External transistor regulator.
 - Power Management Unit (PMU).
- I/O: Up to 65 total multifunction I/O pins:
 - Up to six programmable high-power capable (5–300 mA with programmable current limiting, 1.8–5 V).
 - Up to twelve 5 V tolerant general purpose pins.
 - Two flexible peripheral crossbars for peripheral routing.
- Clock Sources:
 - Internal oscillator with PLL: 23–80 MHz with ± 1.5% accuracy in free-running mode.
 - Low-power internal oscillator: 20 MHz and 2.5 MHz modes.
 - Low-frequency internal oscillator: 16.4 kHz.
 - External RTC crystal oscillator: 32.768 kHz.
 - External oscillator: Crystal, RC, C, CMOS clock modes.
 - Programmable clock divider allows any oscillator source to be divided by binary factor from 1-128.
- Data Peripherals:
 - 16-Channel DMA Controller.
 - 128/192/256-bit Hardware AES Encryption.
 - 16/32-bit CRC.

Timers/Counters and PWM:

- 6-channel Enhanced Programmable Counter Array (EPCAn) supporting advanced PWM and capture/compare.
- 2 x 2-channel Standard Programmable Counter Array (PCAn) supporting PWM and capture/compare.
- 2 x 32-bit Timers can be split into 4 x 16-bit Timers, support PWM and capture/compare.
- Real Time Clock (RTCn).
- Low Power Timer.
- Watchdog Timer.
- Communications Peripherals:
 - External Memory Interface.
 - 2 x USARTs and 2 x UARTs with IrDA and ISO7816 SmartCard support.
 - 3 x SPIs.
 - 2 x I2C.
 - I²S (receive and transmit).
- Analog:
 - 2 x 12-Bit Analog-to-Digital Converters (SARADC).
 - 2 x 10-Bit Digital-to-Analog Converter (IDAC).
 - 16-Channel Capacitance-to-Digital Converter (CAPSENSE).
 - 2 x Low-Current Comparators (CMP).
 - 1 x Current-to-Voltage Converter (IVC) module with two channels.

On-Chip Debugging

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the SiM3C1xx devices are truly standalone system-on-a-chip solutions. The Flash memory is reprogrammable in-circuit, providing non-



volatile data storage and allowing field upgrades of the firmware. User firmware has complete control of all peripherals and may individually shut down and gate the clocks of any or all peripherals for power savings.

The on-chip debugging interface (SWJ-DP) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging.

Each device is specified for 1.8 to 3.6 V operation over the industrial temperature range (-40 to +85 °C). The Port I/O and RESET pins are powered from the IO supply voltage. The SiM3C1xx devices are available in 40-pin or 64-pin QFN, 64-pin or 80-pin TQFP, or 92-pin LGA packages. All package options are lead-free and RoHS compliant. See Table 5.1 for ordering information. A block diagram is included in Figure 4.1.




Figure 4.1. Precision32[™] SiM3C1xx Family Block Diagram



4.1.5. Device Power Modes

The SiM3C1xx devices feature four low power modes in addition to normal operating mode. Several peripherals provide wake up sources for these low power modes, including the Low-Power Timer (LPT0), RTC0 (alarms and oscillator failure notification), Comparator 0, and PMU Pin Wake.

In addition, all peripherals can have their clocks disabled to reduce power consumption whenever a peripheral is not being used using the clock control (CLKCTRL) registers.

4.1.5.1. Normal Mode (Power Mode 0)

Normal Mode is the default mode of the device. The core and peripherals are fully operational, and instructions are executed from flash memory.

4.1.5.2. Power Mode 1

In Power Mode 1 the core and peripherals are fully operational, with instructions executing from RAM. Compared with Normal Mode, the active power consumption of the device in PM1 is reduced. Additionally, at higher speeds in PM1, the core throughput can also be increased because RAM does not require additional wait states that reduce the instruction fetch speed.

4.1.5.3. Power Mode 2

In Power Mode 2 the core halts and any enabled peripherals continue to run at the selected clock speed. The power consumption in PM2 corresponds to the AHB and APB clocks left enabled, thus the power can be tuned to the optimal level for the needs of the application. To place the device in PM2, the core should execute a wait-for-interrupt (WFI) or wait-for-event (WFE) instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM2 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Syncronization Barrier) operation prior to the WFI to ensure all bus accesses complete. When operating from the LFOSC0 with the DMACTRL0 AHB clock disabled, PM2 can achieve similar power consumption to PM3, but with the ability to wake on APB-clocked interrupts. For example, enabling only the APB clock to the Ports will allow the firmware to wake on a PMATCH0, PBEXT0 or PBEXT1 interrupt with minimal impact on the supply current.

4.1.5.4. Power Mode 3

In Power Mode 3, the AHB and APB clocks are halted. The device may only wake from enabled interrupt sources which do not require the APB clock (RTC0ALRM, RTC0FAIL, LPTIMER0, VDDLOW and VREGLOW). A special fast wake option allows the device to operate at a very low level from the RTC0TCLK or LFOSC0 oscillator while in PM3, but quickly switch to the faster LPOSC0 when the wake event occurs. Because the current consumption of these blocks is minimal, it is recommended to use the fast wake option.

The device will enter PM3 on a WFI or WFE instruction. Because all AHB master clocks are disabled, the LPOSC will automatically halt and go into a low-power suspended state. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM3 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.

4.1.5.5. Power Mode 9

In Power Mode 9, the core and all peripherals are halted, all clocks are stopped, and the pins and peripherals are set to a lower power mode. In addition, standard RAM contents are not preserved, though retention RAM contents are still available after exiting the power mode. This mode provides the lowest power consumption for the device, but requires an appropriate reset to exit. The available reset sources to wake from PM9 are controlled by the Power Management Unit (PMU).

Before entering PM9, the desired reset source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the RSTSRC0_CONFIG register must be set to indicate that PM9 is the desired power mode.

The device will enter PM9 on a WFI or WFE instruction, and remain in PM9 until a reset configured by the PMU occurs. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.



4.3.1. PLL (PLL0)

The PLL module consists of a dedicated Digitally-Controlled Oscillator (DCO) that can be used in Free-Running mode without a reference frequency, Frequency-Locked to a reference frequency, or Phase-Locked to a reference frequency. The reference frequency for Frequency-Lock and Phase-Lock modes can use one of multiple sources (including the external oscillator) to provide maximum flexibility for different application needs. Because the PLL module generates its own clock, the DCO can be locked to a particular reference frequency and then moved to Free-Running mode to reduce system power and noise.

The PLL module includes the following features:

- Five output ranges with output frequencies ranging from 23 to 80 MHz.
- Multiple reference frequency inputs.
- Three output modes: free-running DCO, frequency-locked, and phase-locked.
- Ability to sense the rising edge or falling edge of the reference source.
- DCO frequency LSB dithering to provide finer average output frequencies.
- Spectrum spreading to reduce generated system noise.
- Low jitter and fast lock times.
- Ability to suspend all output frequency updates (including dithering and spectrum spreading) using the STALL bit during jitter-sensitive operations.

4.3.2. Low Power Oscillator (LPOSC0)

The Low Power Oscillator is the default AHB oscillator on SiM3C1xx devices and enables or disables automatically, as needed.

The Low Power Oscillator has the following features:

- 20 MHz and divided 2.5 MHz frequencies available for the AHB clock.
- Automatically starts and stops as needed.

4.3.3. Low Frequency Oscillator (LFOSC0)

The low frequency oscillator (LFOSC0) provides a low power internal clock source running at approximately 16.4 kHz for the RTC0 timer and other peripherals on the device. No external components are required to use the low frequency oscillator

4.3.4. External Oscillators (EXTOSC0)

The EXTOSC0 external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. The external oscillator output may be selected as the AHB clock or used to clock other modules independent of the AHB clock selection.

The External Oscillator control has the following features:

- Support for external crystal, RC, C, or CMOS oscillators.
- Support external CMOS frequencies from 10 kHz to 50 MHz and external crystal frequencies from 10 kHz to 30 MHz.
- Various drive strengths for flexible crystal oscillator support.
- Internal frequency divide-by-two option available.



- Internal transmit and receive FIFOs with flush capability and support for byte, half-word, and word reads and writes.
- Data bit lengths from 5 to 9 bits.
- Programmable inter-packet transmit delays.
- Auto-baud detection with support for the LIN SYNC byte.
- Automatic parity generation (with enable).
- Automatic start and stop generation.
- Transmit and receive hardware flow-control.
- Independent inversion correction for TX, RX, RTS, and CTS signals.
- IrDA modulation and demodulation with programmable pulse widths.
- Smartcard ACK/NACK support.
- Parity error, frame error, overrun, and underrun detection.
- Multi-master and half-duplex support.
- Multiple loop-back modes supported.

4.6.4. SPI (SPI0, SPI1)

SPI is a 3- or 4-wire communication interface that includes a clock, input data, output data, and an optional select signal.

The SPI module includes the following features:

- Supports 3- or 4-wire master or slave modes.
- Supports up to 10 MHz clock in master mode and 5 MHz clock in slave mode.
- Support for all clock phase and slave select (NSS) polarity modes.
- 16-bit programmable clock rate.
- Programmable MSB-first or LSB-first shifting.
- 8-byte FIFO buffers for both transmit and receive data paths to support high speed transfers.
- Programmable FIFO threshold level to request data service for DMA transfers.
- Support for multiple masters on the same data lines.

4.6.5. I2C (I2C0, I2C1)

The I2C interface is a two-wire, bi-directional serial bus. The two clock and data signals operate in open-drain mode with external pull-ups to support automatic bus arbitration.

Reads and writes to the interface are byte oriented with the I2C interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/8th of the APB clock as a master or slave, which can be faster than allowed by the I2C specification, depending on the clock source used. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The I2C interface may operate as a master and/or slave, and may function on a bus with multiple masters. The I2C provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and start/ stop control and generation.

The I2C module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- Can operate down to APB clock divided by 32768 or up to APB clock divided by 8.
- Support for master, slave, and multi-master modes.
- Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- Ability to disable all slave states.
- Programmable clock high and low period.
- Programmable data setup/hold times.



4.7.4. 16-Channel Capacitance-to-Digital Converter (CAPSENSE0)

The Capacitance Sensing module measures capacitance on external pins and converts it to a digital value. The CAPSENSE module has the following features:

- Multiple start-of-conversion sources (CSnTx).
- Option to convert to 12, 13, 14, or 16 bits.
- Automatic threshold comparison with programmable polarity ("less than or equal" or "greater than").
- Four operation modes: single conversion, single scan, continuous single conversion, and continuous scan.
- Auto-accumulate mode that will take and average multiple samples together from a single start of conversion signal.
- Single bit retry options available to reduce the effect of noise during a conversion.
- Supports channel bonding to monitor multiple channels connected together with a single conversion.
- Scanning option allows the module to convert a single or series of channels and compare against the threshold while the AHB clock is stopped and the core is in a low power mode.

4.7.5. Low Current Comparators (CMP0, CMP1)

The Comparators take two analog input voltages and output the relationship between these voltages (less than or greater than) as a digital signal. The Low Power Comparator module includes the following features:

- Multiple sources for the positive and negative poles, including VDD, VREF, and 8 I/O pins.
- Two outputs are available: a digital synchronous latched output and a digital asynchronous raw output.
- Programmable hysteresis and response time.
- Falling or rising edge interrupt options on the comparator output.

4.7.6. Current-to-Voltage Converter (IVC0)

The IVC module provides inputs to the SARADCn modules so the input current can be measured. The IVC module has the following features:

- Two independent channels.
- Programmable input ranges (1–6 mA full-scale).



4.8. Reset Sources


Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.
- Clocks to all AHB peripherals are enabled.
- Clocks to all APB peripherals other than Watchdog Timer, EMIF0, and DMAXBAR are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost.

The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For VDD Supply Monitor and power-on resets, the RESET pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled with the Low Frequency Oscillator (LFO0) as its clock source. Program execution begins at location 0x00000000.





SiM3C1xx

Ordering Part Number	Flash Memory (kB)	RAM (kB)	External Memory Interface (EMIF)	Maximum Number of EMIF Address/Data Pins	Digital Port I/Os (Total)	Digital Port I/Os with High Drive Capability	Number of SARADC0 Channels	Number of SARADC1 Channels	Number of CAPSENSE0 Channels	Number of Comparator 0/1 Inputs (+/-)	Number of PMU Pin Wake Sources	JTAG Debugging Interface	ETM Debugging Interface	Serial Wire Debugging Interface	Lead-free (RoHS Compliant)	Package
SiM3C167-B-GM	256	32	\checkmark	24	65	6	16	16	16	8/8	16	\checkmark	\checkmark	\checkmark	\checkmark	LGA-92
SiM3C167-B-GQ	256	32	\checkmark	24	65	6	16	16	16	8/8	16	\checkmark	\checkmark	\checkmark	\checkmark	TQFP-80
SiM3C166-B-GM	256	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	QFN-64
SiM3C166-B-GQ	256	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	TQFP-64
SiM3C164-B-GM	256	32			28	4	7	11	12	3/3	10			\checkmark	\checkmark	QFN-40
SiM3C157-B-GM	128	32	\checkmark	24	65	6	16	16	16	8/8	16	\checkmark	\checkmark	~	\checkmark	LGA-92
SiM3C157-B-GQ	128	32	\checkmark	24	65	6	16	16	16	8/8	16	\checkmark	~	\checkmark	\checkmark	TQFP-80
SiM3C156-B-GM	128	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	QFN-64
SiM3C156-B-GQ	128	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		V	\checkmark	TQFP-64
SiM3C154-B-GM	128	32			28	4	7	11	12	3/3	10			\checkmark	\checkmark	QFN-40
SiM3C146-B-GM	64	16	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		~	\checkmark	QFN-64
SiM3C146-B-GQ	64	16	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		~	\checkmark	TQFP-64
SiM3C144-B-GM	64	16			28	4	7	11	12	3/3	10			~	\checkmark	QFN-40
SiM3C136-B-GM	32	8	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		~	\checkmark	QFN-64
SiM3C136-B-GQ	32	8	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		V	\checkmark	TQFP-64
SiM3C134-B-GM	32	8			28	4	7	11	12	3/3	10			\checkmark	\checkmark	QFN-40

Table 5.1. Product Selection Guide



Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB1.8	Standard I/O	30	XBR0	~	AD14m/ A6			WAKE.2	ADC1.3 CS0.12
PB1.9	Standard I/O	29	XBR0	\checkmark	AD13m/ A5			WAKE.3	ADC1.2 CS0.13
PB1.10	Standard I/O	28	XBR0	\checkmark	AD12m/ A4			DMA0T1 WAKE.4	ADC1.1 CS0.14
PB1.11	Standard I/O	27	XBR0	~	AD11m/ A3			DMA0T0 WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB1.12	Standard I/O	26	XBR0	~	AD10m/ A2			WAKE.6	
PB1.13	Standard I/O	23	XBR0	~	AD9m/ A1				
PB1.14	Standard I/O	22	XBR0	~	AD8m/ A0				
PB1.15	Standard I/O	21	XBR0	\checkmark	AD7m/ D7				
PB2.0	Standard I/O	20	XBR1	$\mathbf{\mathbf{Y}}$	AD6m/ D6	LSI0	Yes	INT0.0 INT1.0	
PB2.1	Standard I/O	19	XBR1	\checkmark	AD5m/ D5	LSI1	Yes	INT0.1 INT1.1	
PB2.2	Standard I/O	18	XBR1	>	AD4m/ D4	LSI2	Yes	INT0.2 INT1.2	CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB2.3	Standard I/O	17	XBR1	\checkmark	AD3m/ D3	LSI3	Yes	INT0.3 INT1.3	CMP0P.0 CMP1P.0
PB3.0	5 V Tolerant I/O	16	XBR1	\checkmark	AD2m/ D2				CMP0P.1 CMP1P.1
PB3.1	5 V Tolerant I/O	15	XBR1	~	AD1m/ D1				CMP0N.1 CMP1N.1





I			1				
Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB0.8	Standard I/O	26	XBR0	\checkmark			ADC0.14 ADC1.14
PB0.9	Standard I/O	25	XBR0	\checkmark			ADC0.15 ADC1.15
PB0.10	Standard I/O	22	XBR0	\checkmark		DMA0T1	ADC1.8
PB0.11	Standard I/O	21	XBR0	\checkmark		DMA0T0	ADC1.7
PB0.12	Standard I/O	20	XBR0	\checkmark		ADC0T15 WAKE.0	ADC1.5 CS0.10
PB0.13	Standard I/O	19	XBR0	\checkmark		ADC1T15 WAKE.1	ADC1.4 CS0.11
PB0.14	Standard I/O	18	XBR0	\checkmark		WAKE.2	ADC1.3 CS0.12
PB0.15	Standard I/O	17	XBR0	\checkmark		WAKE.3	ADC1.2 CS0.13
PB1.0	Standard I/O	16	XBR0	\checkmark		WAKE.4	ADC1.1 CS0.14
PB1.1	Standard I/O	15	XBR0	~		WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB1.2	Standard I/O	12	XBR0	~			CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB1.3	Standard I/O	11	XBR0	\checkmark			CMP0P.0 CMP1P.0
PB3.0	5 V Tolerant I/O	10	XBR1	~		DAC0T0 DAC1T0 LPT0T0 INT0.0 INT1.0 WAKE.12	CMP0P.1 CMP1P.1 EXREGSP


Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)



Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB3.1	5 V Tolerant I/O	9	XBR1	>		DAC0T1 DAC1T1 LPT0T1 INT0.1 INT1.1 WAKE.13	CMP0N.1 CMP1N.1 EXREGSN
PB3.2	5 V Tolerant I/O	8	XBR1	~		DAC0T2 DAC1T2 LPT0T2 INT0.2 INT1.3 WAKE.14	CMP0P.2 CMP1P.2 EXREGOUT
PB3.3	5 V Tolerant I/O	7	XBR1	~		DAC0T3 DAC1T3 INT0.3 INT1.3 WAKE.15	CMP0N.2 CMP1N.2 EXREGBD
PB4.0	High Drive I/O	6					
PB4.1	High Drive I/O	5					
PB4.2	High Drive I/O	4					
PB4.3	High Drive I/O	1					

Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)





6.4. LGA-92 Package Specifications



Dimension	Min	Nominal	Max
Α	0.74	0.84	0.94
b	0.25	0.30	0.35
С	3.15	3.20	3.25
D		7.00 BSC	
D1		6.50 BSC	
D2		4.00 BSC	
е		0.50 BSC	
E		7.00 BSC	
E1		6.50 BSC	
E2		4.00 BSC	
aaa	_	—	0.10
bbb	_	—	0.10
CCC	_	—	0.08
ddd		—	0.10
eee		—	0.10
Notes:		• • •	

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



Dimension	Min	Nominal	Мах					
L	0.45	0.60	0.75					
L1	1.00 Ref							
Θ	0°	3.5°	7°					
aaa	0.20							
bbb	0.20							
CCC	0.08							
ddd	0.08							
eee	0.05							

Table 6.6. TQFP-80 Package Dimensions (Continued)

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This package outline conforms to JEDEC MS-026, variant ADD.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



6.6.1. QFN-64 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

6.6.2. QFN-64 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
- 4. A 3x3 array of 1.0 mm square openings on a 1.5 mm pitch should be used for the center ground pad.

6.6.3. QFN-64 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

