

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Not For New Designs |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 65 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 32x12b; D/A 2x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 92-VFLGA Dual Rows, Exposed Pad |
| Supplier Device Package | 92-LGA (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/sim3c157-b-gmr |

SiM3C1xx

3. Electrical Specifications

3.1. Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 3.1, unless stated otherwise.

Table 3.1. Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-------------|---|------------|-----|--|------|
| Operating Supply Voltage on VDD | V_{DD} | | 1.8 | — | 3.6 | V |
| Operating Supply Voltage on VREGIN | V_{REGIN} | EXTVREG0 Not Used | 4 | — | 5.5 | V |
| | | EXTVREG0 Used | 3.0 | — | 3.6 | V |
| Operating Supply Voltage on VIO | V_{IO} | | 1.8 | — | V_{DD} | V |
| Operating Supply Voltage on VIOHD | V_{IOHD} | HV Mode (default) | 2.7 | — | 6.0 | V |
| | | LV Mode | 1.8 | — | 3.6 | V |
| Voltage on I/O pins, Port Bank 0, 1 and 2 I/O | V_{IN} | | V_{SS} | — | V_{IO} | V |
| Voltage on I/O pins, Port Bank 3 I/O and \overline{RESET} | V_{IN} | SiM3C1x7 PB3.0–PB3.7 and \overline{RESET} | V_{SS} | — | $V_{IO}+2.0$ | V |
| | | SiM3C1x7 PB3.8 - PB3.11 | V_{SS} | — | Lowest of $V_{IO}+2.0$ or V_{REGIN} | V |
| | | SiM3C1x6 PB3.0–PB3.5 and \overline{RESET} | V_{SS} | — | $V_{IO}+2.0$ | V |
| | | SiM3C1x6 PB3.6–PB3.9 | V_{SS} | — | Lowest of $V_{IO}+2.0$ or V_{REGIN} | V |
| | | SiM3C1x4 \overline{RESET} | V_{SS} | — | $V_{IO}+2.0$ | V |
| | | SiM3C1x4 PB3.0–PB3.3 | V_{SS} | — | Lowest of $V_{IO}+2.0$ or V_{REGIN} | V |
| Voltage on I/O pins, Port Bank 4 I/O | V_{IN} | | V_{SSHD} | — | V_{IOHD} | V |
| System Clock Frequency (AHB) | f_{AHB} | | 0 | — | 80 | MHz |
| Peripheral Clock Frequency (APB) | f_{APB} | | 0 | — | 50 | MHz |
| Operating Ambient Temperature | T_A | | -40 | — | 85 | °C |
| Operating Junction Temperature | T_J | | -40 | — | 105 | °C |
| Note: All voltages with respect to V_{SS} . | | | | | | |

Table 3.2. Power Consumption (Continued)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------|--|-----|------|------|---------------|
| Analog Peripheral Supply Currents | | | | | | |
| Voltage Regulator (VREG0) | I_{VREGIN} | Normal Mode, $T_A = 25\text{ }^\circ\text{C}$ BGDIS = 0, SUSEN = 0 | — | 300 | — | μA |
| | | Normal Mode, $T_A = 85\text{ }^\circ\text{C}$ BGDIS = 0, SUSEN = 0 | — | — | 650 | μA |
| | | Suspend Mode, $T_A = 25\text{ }^\circ\text{C}$ BGDIS = 0, SUSEN = 1 | — | 75 | — | μA |
| | | Suspend Mode, $T_A = 85\text{ }^\circ\text{C}$ BGDIS = 0, SUSEN = 1 | — | — | 115 | μA |
| | | Sleep Mode, $T_A = 25\text{ }^\circ\text{C}$ BGDIS = 1, SUSEN = X | — | 90 | — | nA |
| | | Sleep Mode, $T_A = 85\text{ }^\circ\text{C}$ BGDIS = 1, SUSEN = X | — | — | 500 | nA |
| Voltage Regulator (VREG0) Sense | $I_{VRSENSE}$ | SENSEEN = 1 | — | 3 | — | μA |
| External Regulator (EXTVREG0) | $I_{EXTVREG}$ | Regulator | — | 215 | 250 | μA |
| | | Current Sensor | — | 7 | — | μA |
| PLL0 Oscillator (PLL0OSC) | I_{PLLOSC} | Operating at 80 MHz | — | 1.75 | 1.86 | mA |
| Low-Power Oscillator (LPOSC0) | I_{LPOSC} | Operating at 20 MHz | — | 190 | — | μA |
| | | Operating at 2.5 MHz | — | 40 | — | μA |
| Low-Frequency Oscillator (LFOSC0) | I_{LFOSC} | Operating at 16.4 kHz, $T_A = 25\text{ }^\circ\text{C}$ | — | 215 | — | nA |
| | | Operating at 16.4 kHz, $T_A = 85\text{ }^\circ\text{C}$ | — | — | 500 | nA |

Notes:

1. Peripheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
2. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
6. RAM execution numbers use 0 wait states for all frequencies.
7. IDAC output current and IVC input current not included.
8. Bias current only. Does not include dynamic current from oscillator running at speed.

Table 3.7. Flash Memory

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--------------------|-----------------------------------|-----|------|-----|--------|
| Write Time ¹ | t _{WRITE} | One 16-bit Half Word | 20 | 21 | 22 | µs |
| Erase Time ¹ | t _{ERASE} | One Page | 20 | 21 | 22 | ms |
| | t _{ERALL} | Full Device | 20 | 21 | 22 | ms |
| V _{DD} Voltage During Programming | V _{PROG} | | 1.8 | — | 3.6 | V |
| Endurance (Write/Erase Cycles) | N _{WE} | | 20k | 100k | — | Cycles |
| Retention ² | t _{RET} | T _A = 25 °C, 1k Cycles | 10 | 100 | — | Years |

Notes:

- Does not include sequencing time before and after the write/erase operation, which may take up to 35 µs. During a sequential write operation, this extra time is only taken prior to the first write and after the last write.
- Additional Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 3.8. Internal Oscillators

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------------------------|------------------------|--|-----|-----|-----|--------|
| Phase-Locked Loop (PLL0OSC) | | | | | | |
| Calibrated Output Frequency* | f _{PLL0OSC} | Full Temperature and Supply Range | 77 | 79 | 80 | MHz |
| Power Supply Sensitivity* | PSS _{PLL0OSC} | T _A = 25 °C, F _{out} = 79 MHz | — | 430 | — | ppm/V |
| Temperature Sensitivity* | TS _{PLL0OSC} | V _{DD} = 3.3 V, F _{out} = 79 MHz | — | 95 | — | ppm/°C |
| Adjustable Output Frequency Range | f _{PLL0OSC} | | 23 | — | 80 | MHz |
| Lock Time | t _{PLL0LOCK} | f _{REF} = 20 MHz, f _{PLL0OSC} = 80 MHz, M=24, N=99, LOCKTH = 0 | — | 1.7 | — | µs |
| | | f _{REF} = 32 kHz, f _{PLL0OSC} = 80 MHz, M=0, N=2440, LOCKTH = 0 | — | 91 | — | µs |

***Note:** PLL0OSC in free-running oscillator mode.

Table 3.8. Internal Oscillators (Continued)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------|---|-------|------|-------|--------|
| Low Power Oscillator (LPOSC0) | | | | | | |
| Oscillator Frequency | f_{LPOSC} | Full Temperature and Supply Range | 19 | 20 | 21 | MHz |
| | | $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$ | 19.5 | 20 | 20.5 | MHz |
| Divided Oscillator Frequency | f_{LPOSCD} | Full Temperature and Supply Range | 2.375 | 2.5 | 2.625 | MHz |
| Power Supply Sensitivity | PSS_{LPOSC} | $T_A = 25\text{ }^\circ\text{C}$ | — | 0.5 | — | %/V |
| Temperature Sensitivity | TS_{LPOSC} | $V_{DD} = 3.3\text{ V}$ | — | 55 | — | ppm/°C |
| Low Frequency Oscillator (LFOSC0) | | | | | | |
| Oscillator Frequency | f_{LFOSC} | Full Temperature and Supply Range | 13.4 | 16.4 | 19.7 | kHz |
| | | $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$ | 15.8 | 16.4 | 17.3 | kHz |
| Power Supply Sensitivity | PSS_{LFOSC} | $T_A = 25\text{ }^\circ\text{C}$ | — | 2.4 | — | %/V |
| Temperature Sensitivity | TS_{LFOSC} | $V_{DD} = 3.3\text{ V}$ | — | 0.2 | — | %/°C |
| RTC0 Oscillator (RTC0OSC) | | | | | | |
| Missing Clock Detector Trigger Frequency | f_{RTCMCD} | | — | 8 | 15 | kHz |
| RTC Robust Duty Cycle Range | DC_{RTC} | | 25 | — | 55 | % |
| *Note: PLL0OSC in free-running oscillator mode. | | | | | | |

Table 3.9. External Oscillator

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-------------|----------------|------|-----|-----|------|
| External Input CMOS Clock Frequency* | f_{CMOS} | | 0 | — | 50 | MHz |
| External Input CMOS Clock High Time | t_{CMOSH} | | 9 | — | — | ns |
| External Input CMOS Clock Low Time | t_{CMOSL} | | 9 | — | — | ns |
| External Crystal Clock Frequency | f_{XTAL} | | 0.01 | — | 30 | MHz |
| *Note: Minimum of 10 kHz during debug operations. | | | | | | |

SiM3C1xx

Table 3.16. Comparator (Continued)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------|----------------|-------|------|-----------------------|-------|
| Positive Hysteresis Mode 3 (CPMD = 11) | HYS _{CP+} | CMPHYP = 00 | — | 1.4 | — | mV |
| | | CMPHYP = 01 | — | 4 | — | mV |
| | | CMPHYP = 10 | — | 8 | — | mV |
| | | CMPHYP = 11 | — | 16 | — | mV |
| Negative Hysteresis Mode 3 (CPMD = 11) | HYS _{CP-} | CMPHYN = 00 | — | 1.4 | — | mV |
| | | CMPHYN = 01 | — | -4 | — | mV |
| | | CMPHYN = 10 | — | -8 | — | mV |
| | | CMPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | — | V _{DD} +0.25 | V |
| Input Pin Capacitance | C _{CP} | PB2 Pins | — | 7.5 | — | pF |
| | | PB3 Pins | — | 10.5 | — | pF |
| Common-Mode Rejection Ratio | CMRR _{CP} | | — | 75 | — | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | — | 72 | — | dB |
| Input Offset Voltage | V _{OFF} | | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | — | 3.5 | — | μV/°C |
| Reference DAC Resolution | N _{Bits} | | 6 | | | bits |

Table 3.17. Port I/O (Continued)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-------------|---------------------------|-----|-------|-----|---------------|
| P-Channel Source Current Limit ($2.7\text{ V} \leq V_{IOHD} \leq 6\text{ V}$, $V_{OH} = V_{IOHD} - 0.8\text{ V}$) See Figure 3.2 | I_{SRCL} | Mode 0 | — | 0.8 | — | mA |
| | | Mode 1 | — | 1.25 | — | |
| | | Mode 2 | — | 1.75 | — | |
| | | Mode 3 | — | 2.5 | — | |
| | | Mode 4 | — | 3.5 | — | |
| | | Mode 5 | — | 4.75 | — | |
| | | Mode 6 | — | 7 | — | |
| | | Mode 7 | — | 9.5 | — | |
| | | Mode 8 | — | 14 | — | |
| | | Mode 9 | — | 18.75 | — | |
| | | Mode 10 | — | 28.25 | — | |
| | | Mode 11 | — | 37.5 | — | |
| | | Mode 12 | — | 56.25 | — | |
| | | Mode 13 | — | 75 | — | |
| | | Mode 14 | — | 112.5 | — | |
| Mode 15 | — | 150 | — | | | |
| Total P-Channel Source Current on P4.0-P4.5 (DC) | I_{SRCLT} | | — | — | 400 | mA |
| Pin Capacitance | C_{IO} | | — | 30 | — | pF |
| Weak Pull-Up Current in Low Voltage Mode | I_{PU} | $V_{IOHD} = 1.8\text{ V}$ | -6 | -3.5 | -2 | μA |
| | | $V_{IOHD} = 3.6\text{ V}$ | -30 | -20 | -10 | μA |
| Weak Pull-Up Current in High Voltage Mode | I_{PU} | $V_{IOHD} = 2.7\text{ V}$ | -15 | -10 | -5 | μA |
| | | $V_{IOHD} = 6\text{ V}$ | -30 | -20 | -10 | μA |
| Input Leakage (Pullups off) | I_{LK} | | -1 | — | 1 | μA |
| *Note: $\overline{\text{RESET}}$ does not drive to logic high. Specifications for $\overline{\text{RESET}}$ V_{OL} adhere to the low drive setting. | | | | | | |

volatile data storage and allowing field upgrades of the firmware. User firmware has complete control of all peripherals and may individually shut down and gate the clocks of any or all peripherals for power savings.

The on-chip debugging interface (SWJ-DP) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging.

Each device is specified for 1.8 to 3.6 V operation over the industrial temperature range (–40 to +85 °C). The Port I/O and RESET pins are powered from the IO supply voltage. The SiM3C1xx devices are available in 40-pin or 64-pin QFN, 64-pin or 80-pin TQFP, or 92-pin LGA packages. All package options are lead-free and RoHS compliant. See Table 5.1 for ordering information. A block diagram is included in Figure 4.1.




Figure 4.1. Precision32™ SiM3C1xx Family Block Diagram

4.5. Counters/Timers and PWM

4.5.1. Programmable Counter Array (EPCA0, PCA0, PCA1)

The SiM3C1xx devices include two types of PCA module: Enhanced and Standard.

The Enhanced Programmable Counter Array (EPCA0) and Standard Programmable Counter Array (PCA0, PCA1) modules are timer/counter systems allowing for complex timing or waveform generation. Multiple modules run from the same main counter, allowing for synchronous output waveforms.

The Enhanced PCA module is multi-purpose, but is optimized for motor control applications. The EPCA module includes the following features:

- Three sets of channel pairs (six channels total) capable of generating complementary waveforms.
- Center- and edge-aligned waveform generation.
- Programmable dead times that ensure channel pairs are never both active at the same time.
- Programmable clock divisor and multiple options for clock source selection.
- Waveform update scheduling.
- Option to function while the core is inactive.
- Multiple synchronization triggers and outputs.
- Pulse-Width Modulation (PWM) waveform generation.
- High-speed square wave generation.
- Input capture mode.
- DMA capability for both input capture and waveform generation.
- PWM generation halt input.

The Standard PCA module (PCA) includes the following features:

- Two independent channels.
- Center- and edge-aligned waveform generation.
- Programmable clock divisor and multiple options for clock source selection.
- Pulse-Width Modulation waveform generation.

4.5.2. 32-bit Timer (TIMER0, TIMER1)

Each timer module is independent, and includes the following features:

- Operation as a single 32-bit or two independent 16-bit timers.
- Clocking options include the APB clock, the APB clock scaled using an 8-bit prescaler, the external oscillator, or falling edges on an external input pin (synchronized to the APB clock).
- Auto-reload functionality in both 32-bit and 16-bit modes.
- Up/Down count capability, controlled by an external input pin.
- Rising and falling edge capture modes.
- Low or high pulse capture modes.
- Duty cycle capture mode.
- Square wave output mode, which is capable of toggling an external pin at a given rate with 50% duty cycle.
- 32- or 16-bit pulse-width modulation mode.

Table 5.1. Product Selection Guide

| Ordering Part Number | Flash Memory (kB) | RAM (kB) | External Memory Interface (EMIF) | Maximum Number of EMIF Address/Data Pins | Digital Port I/Os (Total) | Digital Port I/Os with High Drive Capability | Number of SARADC0 Channels | Number of SARADC1 Channels | Number of CAPSENSE0 Channels | Number of Comparator 0/1 Inputs (+/-) | Number of PMU Pin Wake Sources | JTAG Debugging Interface | ETM Debugging Interface | Serial Wire Debugging Interface | Lead-free (RoHS Compliant) | Package |
|----------------------|-------------------|----------|----------------------------------|--|---------------------------|--|----------------------------|----------------------------|------------------------------|---------------------------------------|--------------------------------|--------------------------|-------------------------|---------------------------------|----------------------------|---------|
| SiM3C167-B-GM | 256 | 32 | ✓ | 24 | 65 | 6 | 16 | 16 | 16 | 8/8 | 16 | ✓ | ✓ | ✓ | ✓ | LGA-92 |
| SiM3C167-B-GQ | 256 | 32 | ✓ | 24 | 65 | 6 | 16 | 16 | 16 | 8/8 | 16 | ✓ | ✓ | ✓ | ✓ | TQFP-80 |
| SiM3C166-B-GM | 256 | 32 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | QFN-64 |
| SiM3C166-B-GQ | 256 | 32 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | TQFP-64 |
| SiM3C164-B-GM | 256 | 32 | | | 28 | 4 | 7 | 11 | 12 | 3/3 | 10 | | | ✓ | ✓ | QFN-40 |
| SiM3C157-B-GM | 128 | 32 | ✓ | 24 | 65 | 6 | 16 | 16 | 16 | 8/8 | 16 | ✓ | ✓ | ✓ | ✓ | LGA-92 |
| SiM3C157-B-GQ | 128 | 32 | ✓ | 24 | 65 | 6 | 16 | 16 | 16 | 8/8 | 16 | ✓ | ✓ | ✓ | ✓ | TQFP-80 |
| SiM3C156-B-GM | 128 | 32 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | QFN-64 |
| SiM3C156-B-GQ | 128 | 32 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | TQFP-64 |
| SiM3C154-B-GM | 128 | 32 | | | 28 | 4 | 7 | 11 | 12 | 3/3 | 10 | | | ✓ | ✓ | QFN-40 |
| SiM3C146-B-GM | 64 | 16 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | QFN-64 |
| SiM3C146-B-GQ | 64 | 16 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | TQFP-64 |
| SiM3C144-B-GM | 64 | 16 | | | 28 | 4 | 7 | 11 | 12 | 3/3 | 10 | | | ✓ | ✓ | QFN-40 |
| SiM3C136-B-GM | 32 | 8 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | QFN-64 |
| SiM3C136-B-GQ | 32 | 8 | ✓ | 16 | 50 | 4 | 13 | 15 | 15 | 6/6 | 15 | ✓ | | ✓ | ✓ | TQFP-64 |
| SiM3C134-B-GM | 32 | 8 | | | 28 | 4 | 7 | 11 | 12 | 3/3 | 10 | | | ✓ | ✓ | QFN-40 |

Table 6.1. Pin Definitions and alternate functions for SiM3C1x7

| Pin Name | Type | Pin Numbers TQFP-80 | Pin Numbers LGA-92 | Crossbar Capability (see Port Config Section) | Port Match | External Memory Interface (m = muxed mode) | Port-Mapped Level Shifter | Output Toggle Logic | External Trigger Inputs | Analog or Additional Functions |
|---------------------------|---------------------|---------------------|--------------------|--|------------|---|---------------------------|---------------------|-------------------------|-----------------------------------|
| VSS | Ground | 33 75 | B15 B34 | | | | | | | |
| VDD | Power (Core) | 74 | A44 | | | | | | | |
| VIO | Power (I/O) | 32 49 73 | A19 A29 A43 | | | | | | | |
| VREGIN | Power (Regulator) | 76 | A45 | | | | | | | |
| VSSHD | Ground (High Drive) | 4 | B2 | | | | | | | |
| VIOHD | Power (High Drive) | 5 | A3 | | | | | | | |
| $\overline{\text{RESET}}$ | Active-low Reset | 80 | A48 | | | | | | | |
| SWCLK/TCK | Serial Wire/JTAG | 45 | B20 | | | | | | | |
| SWDIO/TMS | Serial Wire/JTAG | 44 | A27 | | | | | | | |
| PB0.0 | Standard I/O | 72 | B33 | XBR0 | ✓ | | | | | ADC0.0 |
| PB0.1 | Standard I/O | 71 | B32 | XBR0 | ✓ | | | | | ADC0.1 CS0.0 |
| PB0.2 | Standard I/O | 70 | A42 | XBR0 | ✓ | | | | | ADC0.2 CS0.1 |
| PB0.3 | Standard I/O | 69 | B31 | XBR0 | ✓ | | | | | ADC0.3 CS0.2 |
| PB0.4 | Standard I/O | 68 | A41 | XBR0 | ✓ | | | | | ADC0.4 CS0.3 |
| PB0.5 | Standard I/O | 67 | B30 | XBR0 | ✓ | | | | | ADC0.5 CS0.4 |
| PB0.6 | Standard I/O | 66 | A40 | XBR0 | ✓ | | | | | CS0.5 |
| PB0.7 | Standard I/O | 65 | B29 | XBR0 | ✓ | | | | | ADC0.6 CS0.6 IVC0.0 |

Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

| Pin Name | Type | Pin Numbers TQFP-80 | Pin Numbers LGA-92 | Crossbar Capability (see Port Config Section) | Port Match | External Memory Interface (m = muxed mode) | Port-Mapped Level Shifter | Output Toggle Logic | External Trigger Inputs | Analog or Additional Functions |
|-------------------|---|---------------------|--------------------|--|------------|---|---------------------------|---------------------|-------------------------|--------------------------------|
| PB0.8 | Standard I/O | 64 | A39 | XBR0 | ✓ | | | | | ADC0.7 CS0.7 IVC0.1 |
| PB0.9 | Standard I/O | 63 | A38 | XBR0 | ✓ | | | | | ADC0.8 RTC1 |
| PB0.10 | Standard I/O | 62 | A37 | XBR0 | ✓ | | | | | RTC2 |
| PB0.11 | Standard I/O | 61 | D4 | XBR0 | ✓ | | | | | ADC0.9 VREFGND |
| PB0.12 | Standard I/O | 60 | A36 | XBR0 | ✓ | | | | | ADC0.10 VREF |
| PB0.13 | Standard I/O | 59 | A35 | XBR0 | ✓ | | | | | IDAC0 |
| PB0.14 | Standard I/O | 58 | B27 | XBR0 | ✓ | | | | | IDAC1 |
| PB0.15 | Standard I/O | 57 | A34 | XBR0 | ✓ | | | | | XTAL1 |
| PB1.0 | Standard I/O | 56 | A33 | XBR0 | ✓ | | | | | XTAL2 |
| PB1.1 | Standard I/O | 55 | B25 | XBR0 | ✓ | | | | | ADC0.11 |
| PB1.2/TRST | Standard I/O /JTAG | 54 | A32 | XBR0 | ✓ | | | | | |
| PB1.3/TDO/ SWV | Standard I/O /JTAG/ Serial Wire Viewer | 53 | B24 | XBR0 | ✓ | | | | | ADC0.12 ADC1.12 |
| PB1.4/TDI | Standard I/O /JTAG | 52 | A31 | XBR0 | ✓ | | | | | ADC0.13 ADC1.13 |
| PB1.5/ETM0 | Standard I/O /ETM | 51 | B23 | XBR0 | ✓ | | | | | ADC0.14 ADC1.14 |
| PB1.6/ETM1 | Standard I/O /ETM | 50 | A30 | XBR0 | ✓ | | | | | ADC0.15 ADC1.15 |
| PB1.7/ETM2 | Standard I/O /ETM | 48 | B22 | XBR0 | ✓ | | | | | ADC1.11 CS0.8 |
| PB1.8/ETM3 | Standard I/O /ETM | 47 | B21 | XBR0 | ✓ | | | | | ADC1.10 CS0.9 |

Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

| Pin Name | Type | Pin Numbers TQFP-80 | Pin Numbers LGA-92 | Crossbar Capability (see Port Config Section) | Port Match | External Memory Interface (m = muxed mode) | Port-Mapped Level Shifter | Output Toggle Logic | External Trigger Inputs | Analog or Additional Functions |
|--------------------|-------------------|---------------------|--------------------|--|------------|---|---------------------------|---------------------|----------------------------|--------------------------------|
| PB1.9/ TRACECLK | Standard I/O /ETM | 46 | A28 | XBR0 | ✓ | | | | | ADC1.9 |
| PB1.10 | Standard I/O | 43 | A26 | XBR0 | ✓ | A23m/ A15 | | | DMA0T1 | ADC1.8 |
| PB1.11 | Standard I/O | 42 | A25 | XBR0 | ✓ | A22m/ A14 | | | DMA0T0 | ADC1.7 |
| PB1.12 | Standard I/O | 41 | D3 | XBR0 | ✓ | A21m/ A13 | | | | ADC1.6 |
| PB1.13 | Standard I/O | 40 | A24 | XBR0 | ✓ | A20m/ A12 | | | ADC0T15 WAKE.0 | ADC1.5 CS0.10 |
| PB1.14 | Standard I/O | 39 | A23 | XBR0 | ✓ | A19m/ A11 | | | ADC1T15 WAKE.1 | ADC1.4 CS0.11 |
| PB1.15 | Standard I/O | 38 | A22 | XBR0 | ✓ | A18m/ A10 | | | WAKE.2 | ADC1.3 CS0.12 |
| PB2.0 | Standard I/O | 37 | B17 | XBR1 | ✓ | A17m/ A9 | LSI0 | Yes | INT0.0 INT1.0 WAKE.3 | ADC1.2 CS0.13 |
| PB2.1 | Standard I/O | 36 | A21 | XBR1 | ✓ | A16m/ A8 | LSI1 | Yes | INT0.1 INT1.1 WAKE.4 | ADC1.1 CS0.14 |
| PB2.2 | Standard I/O | 35 | B16 | XBR1 | ✓ | AD15m/ A7 | LSI2 | Yes | INT0.2 INT1.2 WAKE.5 | ADC1.0 CS0.15 PMU_Asleep |
| PB2.3 | Standard I/O | 34 | A20 | XBR1 | ✓ | AD14m/ A6 | LSI3 | Yes | INT0.3 INT1.3 WAKE.6 | |
| PB2.4 | Standard I/O | 31 | B14 | XBR1 | ✓ | AD13m/ A5 | LSI4 | Yes | INT0.4 INT1.4 WAKE.7 | |
| PB2.5 | Standard I/O | 30 | A18 | XBR1 | ✓ | AD12m / A4 | LSI5 | Yes | INT0.5 INT1.5 | |

Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)

| Pin Name | Type | Pin Numbers | Crossbar Capability (see Port Config Section) | Port Match | External Memory Interface (m = muxed mode) | Port-Mapped Level Shifter | Output Toggle Logic | External Trigger Inputs | Analog or Additional Functions |
|----------|------------------|-------------|--|------------|---|---------------------------|---------------------|-------------------------|------------------------------------|
| PB1.8 | Standard I/O | 30 | XBR0 | ✓ | AD14m/ A6 | | | WAKE.2 | ADC1.3 CS0.12 |
| PB1.9 | Standard I/O | 29 | XBR0 | ✓ | AD13m/ A5 | | | WAKE.3 | ADC1.2 CS0.13 |
| PB1.10 | Standard I/O | 28 | XBR0 | ✓ | AD12m/ A4 | | | DMA0T1 WAKE.4 | ADC1.1 CS0.14 |
| PB1.11 | Standard I/O | 27 | XBR0 | ✓ | AD11m/ A3 | | | DMA0T0 WAKE.5 | ADC1.0 CS0.15 PMU_Asleep |
| PB1.12 | Standard I/O | 26 | XBR0 | ✓ | AD10m/ A2 | | | WAKE.6 | |
| PB1.13 | Standard I/O | 23 | XBR0 | ✓ | AD9m/ A1 | | | | |
| PB1.14 | Standard I/O | 22 | XBR0 | ✓ | AD8m/ A0 | | | | |
| PB1.15 | Standard I/O | 21 | XBR0 | ✓ | AD7m/ D7 | | | | |
| PB2.0 | Standard I/O | 20 | XBR1 | ✓ | AD6m/ D6 | LSI0 | Yes | INT0.0 INT1.0 | |
| PB2.1 | Standard I/O | 19 | XBR1 | ✓ | AD5m/ D5 | LSI1 | Yes | INT0.1 INT1.1 | |
| PB2.2 | Standard I/O | 18 | XBR1 | ✓ | AD4m/ D4 | LSI2 | Yes | INT0.2 INT1.2 | CMP0N.0 CMP1N.0 RTC0TCLK_OUT |
| PB2.3 | Standard I/O | 17 | XBR1 | ✓ | AD3m/ D3 | LSI3 | Yes | INT0.3 INT1.3 | CMP0P.0 CMP1P.0 |
| PB3.0 | 5 V Tolerant I/O | 16 | XBR1 | ✓ | AD2m/ D2 | | | | CMP0P.1 CMP1P.1 |
| PB3.1 | 5 V Tolerant I/O | 15 | XBR1 | ✓ | AD1m/ D1 | | | | CMP0N.1 CMP1N.1 |

Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)

| Pin Name | Type | Pin Numbers | Crossbar Capability (see Port Config Section) | Port Match | External Memory Interface (m = muxed mode) | Port-Mapped Level Shifter | Output Toggle Logic | External Trigger Inputs | Analog or Additional Functions |
|----------|------------------|-------------|--|------------|---|---------------------------|---------------------|---|-----------------------------------|
| PB3.2 | 5 V Tolerant I/O | 14 | XBR1 | ✓ | AD0m/ D0 | | | DAC0T0 DAC1T0 LPT0T0 WAKE.8 | CMP0P.2 CMP1P.2 |
| PB3.3 | 5 V Tolerant I/O | 13 | XBR1 | ✓ | \overline{WR} | | | DAC0T1 DAC1T1 INT0.4 INT1.4 WAKE.9 | CMP0N.2 CMP1N.2 |
| PB3.4 | 5 V Tolerant I/O | 12 | XBR1 | ✓ | \overline{OE} | | | INT0.5 INT1.5 WAKE.10 | CMP0P.3 CMP1P.3 |
| PB3.5 | 5 V Tolerant I/O | 11 | XBR1 | ✓ | ALEm | | | DAC0T2 DAC1T2 INT0.6 INT1.6 WAKE.11 | CMP0N.3 CMP1N.3 |
| PB3.6 | 5 V Tolerant I/O | 10 | XBR1 | ✓ | CS0 | | | DAC0T3 DAC1T3 INT0.7 INT1.7 WAKE.12 | CMP0P.4 CMP1P.4 EXREGSP |
| PB3.7 | 5 V Tolerant I/O | 9 | XBR1 | ✓ | $\overline{BE1}$ | | | DAC0T4 DAC1T4 INT0.8 INT1.8 WAKE.13 | CMP0N.4 CMP1N.4 EXREGSN |
| PB3.8 | 5 V Tolerant I/O | 8 | XBR1 | ✓ | CS1 | | | DAC0T5 DAC1T5 LPT0T1 INT0.9 INT1.9 WAKE.14 | CMP0P.5 CMP1P.5 EXREGOUT |

Table 6.6. TQFP-80 Package Dimensions (Continued)

| Dimension | Min | Nominal | Max |
|---|------------|----------------|------------|
| L | 0.45 | 0.60 | 0.75 |
| L1 | 1.00 Ref | | |
| \ominus | 0° | 3.5° | 7° |
| aaa | 0.20 | | |
| bbb | 0.20 | | |
| ccc | 0.08 | | |
| ddd | 0.08 | | |
| eee | 0.05 | | |
| Notes: | | | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted. | | | |
| 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. | | | |
| 3. This package outline conforms to JEDEC MS-026, variant ADD. | | | |
| 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. | | | |




Figure 6.9. TQFP-80 Landing Diagram

Table 6.7. TQFP-80 Landing Diagram Dimensions

| Dimension | Min | Max |
|-----------|----------|-------|
| C1 | 13.30 | 13.40 |
| C2 | 13.30 | 13.40 |
| E | 0.50 BSC | |
| X | 0.20 | 0.30 |
| Y | 1.40 | 1.50 |

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This land pattern design is based on the IPC-7351 guidelines.

6.5.1. TQFP-80 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

6.5.2. TQFP-80 Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

6.5.3. TQFP-80 Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.




Figure 6.13. TQFP-64 Landing Diagram

Table 6.11. TQFP-64 Landing Diagram Dimensions

| Dimension | Min | Max |
|---|----------|-------|
| C1 | 11.30 | 11.40 |
| C2 | 11.30 | 11.40 |
| E | 0.50 BSC | |
| X | 0.20 | 0.30 |
| Y | 1.40 | 1.50 |
| Notes: | | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted. | | |
| 2. This land pattern design is based on the IPC-7351 guidelines. | | |

6.8.1. QFN-40 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

6.8.2. QFN-40 Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
4. A 3x3 array of 1.1 mm square openings on a 1.6 mm pitch should be used for the center ground pad.

6.8.3. QFN-40 Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. Revision Specific Behavior

This chapter details any known differences from behavior as stated in the device datasheet and reference manual. All known errata for the current silicon revision are rolled into this section at the time of publication. Any errata found after publication of this document will initially be detailed in a separate errata document until this datasheet is revised.

7.1. Revision Identification

The Lot ID Code on the top side of the device package can be used for decoding device revision information. Figures 7.1, 7.2, 7.3, and 7.4 show how to find the Lot ID Code on the top side of the device package.

In addition, firmware can determine the revision of the device by checking the DEVICEID registers.




Figure 7.1. LGA-92 SiM3C1x7 Revision Information




Figure 7.2. TQFP-80 SiM3C1x7 Revision Information