

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3c166-b-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	4.6.5. I2C (I2C0, I2C1)	43
	4.6.6. I2S (I2S0)	
	4.7. Analog	
	4.7.1. 12-Bit Analog-to-Digital Converters (SARADC0, SARADC1)	
	4.7.2. Sample Sync Generator (SSG0)	
	4.7.3. 10-Bit Digital-to-Analog Converter (IDAC0, IDAC1)	45
	4.7.4. 16-Channel Capacitance-to-Digital Converter (CAPSENSE0)	
	4.7.5. Low Current Comparators (CMP0, CMP1)	
	4.7.6. Current-to-Voltage Converter (IVC0)	
	4.8. Reset Sources	
	4.9. Security	
	4.10.On-Chip Debugging	
5.	Ordering Information	
	Pin Definitions and Packaging Information	
	6.1. SiM3C1x7 Pin Definitions	51
	6.2. SiM3C1x6 Pin Definitions	
	6.3. SiM3C1x4 Pin Definitions	66
	6.4. LGA-92 Package Specifications	
	6.4.1. LGA-92 Solder Mask Design	
	6.4.2. LGA-92 Stencil Design	
	6.4.3. LGA-92 Card Assembly	
	6.5. TQFP-80 Package Specifications	73
	6.5.1. TQFP-80 Solder Mask Design	
	6.5.2. TQFP-80 Stencil Design	76
	6.5.3. TQFP-80 Card Assembly	76
	6.6. QFN-64 Package Specifications	
	6.6.1. QFN-64 Solder Mask Design	79
	6.6.2. QFN-64 Stencil Design	
	6.6.3. QFN-64 Card Assembly	79
	6.7. TQFP-64 Package Specifications	
	6.7.1. TQFP-64 Solder Mask Design	83
	6.7.2. TQFP-64 Stencil Design	83
	6.7.3. TQFP-64 Card Assembly	
	6.8. QFN-40 Package Specifications	84
	6.8.1. QFN-40 Solder Mask Design	
	6.8.2. QFN-40 Stencil Design	
	6.8.3. QFN-40 Card Assembly	
7.	Revision Specific Behavior	
	7.1. Revision Identification	-
	7.2. Comparator Rising/Falling Edge Flags in Debug Mode (CMP0, CMP1)	
	7.2.1. Problem	
	7.2.2. Impacts	
	7.2.3. Workaround	
-	7.2.4. Resolution	
	cument Change List	
Co	Intact Information	90



# 1. Related Documents and Conventions

## 1.1. Related Documents

This data sheet accompanies several documents to provide the complete description of the SiM3C1xx device family.

## 1.1.1. SiM3U1xx/SiM3C1xx Reference Manual

The Silicon Laboratories SiM3U1xx/SiM3C1xx Reference Manual provides detailed functional descriptions for the SiM3C1xx devices.

## 1.1.2. Hardware Access Layer (HAL) API Description

The Silicon Laboratories Hardware Access Layer (HAL) API provides C-language functions to modify and read each bit in the SiM3C1xx devices. This description can be found in the SiM3xxxx HAL API Reference Manual.

## 1.1.3. ARM Cortex-M3 Reference Manual

The ARM-specific features like the Nested Vector Interrupt Controller are described in the ARM Cortex-M3 reference documentation. The online reference manual can be found here: http://infocenter.arm.com/help/topic/com.arm.doc.subset.cortexm.m3/index.html#cortexm3.

## 1.2. Conventions

The block diagrams in this document use the following formatting conventions:




Figure 1.1. Block Diagram Conventions



Table 3.2. Power Co	nsumption	(Continued)
---------------------	-----------	-------------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Analog Peripheral Supply Current	ts		1			
Voltage Regulator (VREG0)	I <sub>VREGIN</sub>	Normal Mode, T <sub>A</sub> = 25 °C BGDIS = 0, SUSEN = 0		300		μA
		Normal Mode, $T_A = 85 \degree C$ BGDIS = 0, SUSEN = 0	_		650	μA
		Suspend Mode, T <sub>A</sub> = 25 °C BGDIS = 0, SUSEN = 1	_	75		μA
		Suspend Mode, T <sub>A</sub> = 85 °C BGDIS = 0, SUSEN = 1	_		115	μA
		Sleep Mode, T <sub>A</sub> = 25 °C BGDIS = 1, SUSEN = X	_	90	_	nA
		Sleep Mode, T <sub>A</sub> = 85 °C BGDIS = 1, SUSEN = X	_	_	500	nA
Voltage Regulator (VREG0) Sense	I <sub>VRSENSE</sub>	SENSEEN = 1		3		μA
External Regulator (EXTVREG0)	I <sub>EXTVREG</sub>	Regulator	_	215	250	μA
		Current Sensor		7	—	μA
PLL0 Oscillator (PLL0OSC)	I <sub>PLLOSC</sub>	Operating at 80 MHz	_	1.75	1.86	mA
Low-Power Oscillator (LPOSC0)	I <sub>LPOSC</sub>	Operating at 20 MHz		190	—	μA
		Operating at 2.5 MHz		40	_	μA
Low-Frequency Oscillator (LFOSC0)	I <sub>LFOSC</sub>	Operating at 16.4 kHz, T <sub>A</sub> = 25 °C	_	215		nA
		Operating at 16.4 kHz, T <sub>A</sub> = 85 °C	_		500	nA

Notes:

1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.

 Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

3. Includes all peripherals that cannot have clocks gated in the Clock Control module.

4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).

5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.

6. RAM execution numbers use 0 wait states for all frequencies.

7. IDAC output current and IVC input current not included.

8. Bias current only. Does not include dynamic current from oscillator running at speed.



## Table 3.10. SAR ADC (Continued)

Symbol	Test Condition	Min	Тур	Max	Unit	
DNL	12 Bit Mode <sup>2</sup>	-1	±0.7	1.8	LSB	
	10 Bit Mode		±0.2	±0.5	LSB	
E <sub>OFF</sub>	12 Bit Mode, VREF =2.4 V	-2	0	2	LSB	
	10 Bit Mode, VREF =2.4 V	-1	0	1	LSB	
TC <sub>OFF</sub>			0.004		LSB/°C	
E <sub>M</sub>	12 Bit Mode	-0.07	-0.02	0.02	%	
Dynamic Performance with 10 kHz Sine Wave Input 1 dB below full scale, Max throughput						
SNR	12 Bit Mode	62	66	_	dB	
	10 Bit Mode	58	60		dB	
SNDR	12 Bit Mode	62	66	_	dB	
	10 Bit Mode	58	60	_	dB	
THD	12 Bit Mode		78		dB	
	10 Bit Mode		77	_	dB	
SFDR	12 Bit Mode		-79		dB	
	10 Bit Mode		-74		dB	
	DNL E <sub>OFF</sub> TC <sub>OFF</sub> E <sub>M</sub> Hz Sine Wav SNR SNDR THD	$\begin{tabular}{ c c c c } \hline DNL & 12 & Bit & Mode^2 \\ \hline 10 & Bit & Mode \\ \hline E_{OFF} & 12 & Bit & Mode, & VREF = 2.4 & V \\ \hline 10 & Bit & Mode, & VREF = 2.4 & V \\ \hline TC_{OFF} & & & & & & \\ \hline E_M & 12 & Bit & Mode \\ \hline Hz & Sine & Wave & Input 1 & dB & below & full & scale \\ \hline SNR & 12 & Bit & Mode \\ \hline SNR & 12 & Bit & Mode \\ \hline 10 & Bit & Mode \\ \hline SNDR & 12 & Bit & Mode \\ \hline THD & 12 & Bit & Mode \\ \hline THD & 12 & Bit & Mode \\ \hline SFDR & 12 & Bit & Mode \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c } \hline $\mathbf{DNL}$ & $12 \mbox{ Bit Mode}^2$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ & $$ \\ \hline $12 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-2$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $VREF = $2.4 \ V$ & $-1$ \\ \hline $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $-0.07$ \\ \hline $12 \mbox{ Bit Mode}$ , $12 \mbox{ Bit Mode}$ , $-1$ \\ \hline $10 \mbox{ Bit Mode}$ , $-1$ \\$	$\begin{tabular}{ c c c c c } \hline DNL & 12 & Bit & Mode^2 & -1 & \pm 0.7 \\ \hline 10 & Bit & Mode & & \pm 0.2 \\ \hline 10 & Bit & Mode, & VREF = 2.4 & V & -2 & 0 \\ \hline 10 & Bit & Mode, & VREF = 2.4 & V & -1 & 0 \\ \hline TC_{OFF} & & & 0.004 \\ \hline E_M & 12 & Bit & Mode & -0.07 & -0.02 \\ \hline Hz & Sine & Wave Input 1 & dB & below full & scale, & Max throughput \\ \hline SNR & 12 & Bit & Mode & 62 & 66 \\ \hline 10 & Bit & Mode & 58 & 60 \\ \hline SNDR & 12 & Bit & Mode & 58 & 60 \\ \hline THD & 12 & Bit & Mode & & 78 \\ \hline 10 & Bit & Mode & & 78 \\ \hline 10 & Bit & Mode & & 77 \\ \hline SFDR & 12 & Bit & Mode & & -79 \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c c c } \hline $12$ Bit Mode^2 & -1 & \pm 0.7 & 1.8 \\ \hline $10$ Bit Mode & & \pm 0.2 & \pm 0.5 \\ \hline $12$ Bit Mode, VREF = 2.4 V & -2 & 0 & 2 \\ \hline $10$ Bit Mode, VREF = 2.4 V & -1 & 0 & 1 \\ \hline $TC_{OFF}$ & & 0.004 & \\ \hline $10$ Bit Mode, VREF = 2.4 V & -1 & 0 & 1 \\ \hline $TC_{OFF}$ & & 0.004 & \\ \hline $10$ Bit Mode & -0.07 & -0.02 & 0.02 \\ \hline $Hz$ Sine Wave Input 1 dB below full scale, Max throughput \\ \hline $SNR$ & $12$ Bit Mode & $62$ & $66$ & \\ \hline $10$ Bit Mode & $58$ & $60$ & \\ \hline $10$ Bit Mode & $58$ & $60$ & \\ \hline $10$ Bit Mode & $58$ & $60$ & \\ \hline $10$ Bit Mode & $58$ & $60$ & \\ \hline $10$ Bit Mode & $58$ & $60$ & \\ \hline $10$ Bit Mode & $-78$ & \\ \hline $10$ Bit Mode & $ $78$ & \\ \hline $10$ Bit Mode & $ $77$ & \\ \hline $SFDR$ & $12$ Bit Mode & $ $77$ & \\ \hline $SFDR$ & $12$ Bit Mode & $ $77$ & \\ \hline \end{tabular}$	

Notes:

1. Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.

2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code.



## Table 3.16. Comparator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CMPMD = 00	t <sub>RESP0</sub>	+100 mV Differential		100	_	ns
(Highest Speed)		-100 mV Differential	_	150	_	ns
Response Time, CMPMD = 11	t <sub>RESP3</sub>	+100 mV Differential	_	1.4	_	μs
(Lowest Power)		-100 mV Differential		3.5	_	μs
Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CMPHYP = 01	_	8	_	mV
		CMPHYP = 10		16	_	mV
		CMPHYP = 11	_	33		mV
Negative Hysteresis	HYS <sub>CP-</sub>	CMPHYN = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CMPHYN = 01		-8	_	mV
		CMPHYN = 10 —		-16	_	mV
		CMPHYN = 11	_	-33		mV
Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00		0.5	_	mV
Mode 1 (CPMD = 01)		CMPHYP = 01		6	_	mV
		CMPHYP = 10		12	_	mV
		CMPHYP = 11	_	24	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CMPHYN = 00		0.5	_	mV
Mode 1 (CPMD = 01)		CMPHYN = 01		-6.0	_	mV
		CMPHYN = 10	_	-12	_	mV
		CMPHYN = 11		-24	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00		0.6	_	mV
Mode 2 (CPMD = 10)		CMPHYP = 01	_	4.5	_	mV
		CMPHYP = 10	_	9.5	_	mV
		CMPHYP = 11		19	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CMPHYN = 00	_	0.6	—	mV
Mode 2 (CPMD = 10)		CMPHYN = 01	_	-4.5	—	mV
		CMPHYN = 10	_	-9.5	—	mV
		CMPHYN = 11		-19	_	mV



## 3.2. Thermal Conditions

#### Table 3.18. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance*	$\theta_{JA}$	LGA-92 Packages		35	_	°C/W
		TQFP-80 Packages	_	40		°C/W
		QFN-64 Packages	—	25	_	°C/W
		TQFP-64 Packages	_	30		°C/W
		QFN-40 Packages	_	30		°C/W
*Note: Thermal resistance assumes	a multi-layer F	PCB with any exposed pad sc	oldered to a PC	B pad.		

## 3.3. Absolute Maximum Ratings

Stresses above those listed under Table 3.19 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### Table 3.19. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Мах	Unit
Ambient Temperature Under Bias	T <sub>BIAS</sub>		-55	125	°C
Storage Temperature	T <sub>STG</sub>		-65	150	°C
Voltage on VDD	V <sub>DD</sub>		V <sub>SS</sub> –0.3	4.2	V
Voltage on VREGIN	V <sub>REGIN</sub>	EXTVREG0 Not Used	V <sub>SS</sub> –0.3	6.0	V
		EXTVREG0 Used	V <sub>SS</sub> –0.3	3.6	V
Voltage on VIO	V <sub>IO</sub>		V <sub>SS</sub> –0.3	4.2	V
Voltage on VIOHD	V <sub>IOHD</sub>		V <sub>SS</sub> –0.3	6.5	V
Voltage on I/O pins,	V <sub>IN</sub>	RESET, V <sub>IO</sub> ≥ 3.3 V	V <sub>SS</sub> –0.3	5.8	V
non Port Bank 3 I/O		RESET, V <sub>IO</sub> < 3.3 V	V <sub>SS</sub> –0.3	V <sub>IO</sub> +2.5	V
		Port Bank 0, 1, and 2 I/O	V <sub>SS</sub> –0.3	V <sub>IO</sub> +0.3	V
		Port Bank 4 I/O	V <sub>SSHD</sub> -0.3	V <sub>IOHD</sub> +0.3	V

\*Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.



Table 3.19. Absolute Maximum	<b>Ratings (Continued)</b>
------------------------------	----------------------------

Parameter	Symbol	Test Condition	Min	Max	Unit						
Power Dissipation at T <sub>A</sub> = 85 °C	PD	LGA-92 Package		570	mW						
		TQFP-80 Package	—	500	mW						
		QFN-64 Package	—	800	mW						
		TQFP-64 Package		650	mW						
	-	QFN-40 Package	—	650	mW						
	*Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.										



#### 4.1.5. Device Power Modes

The SiM3C1xx devices feature four low power modes in addition to normal operating mode. Several peripherals provide wake up sources for these low power modes, including the Low-Power Timer (LPT0), RTC0 (alarms and oscillator failure notification), Comparator 0, and PMU Pin Wake.

In addition, all peripherals can have their clocks disabled to reduce power consumption whenever a peripheral is not being used using the clock control (CLKCTRL) registers.

#### 4.1.5.1. Normal Mode (Power Mode 0)

Normal Mode is the default mode of the device. The core and peripherals are fully operational, and instructions are executed from flash memory.

#### 4.1.5.2. Power Mode 1

In Power Mode 1 the core and peripherals are fully operational, with instructions executing from RAM. Compared with Normal Mode, the active power consumption of the device in PM1 is reduced. Additionally, at higher speeds in PM1, the core throughput can also be increased because RAM does not require additional wait states that reduce the instruction fetch speed.

#### 4.1.5.3. Power Mode 2

In Power Mode 2 the core halts and any enabled peripherals continue to run at the selected clock speed. The power consumption in PM2 corresponds to the AHB and APB clocks left enabled, thus the power can be tuned to the optimal level for the needs of the application. To place the device in PM2, the core should execute a wait-for-interrupt (WFI) or wait-for-event (WFE) instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM2 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Syncronization Barrier) operation prior to the WFI to ensure all bus accesses complete. When operating from the LFOSC0 with the DMACTRL0 AHB clock disabled, PM2 can achieve similar power consumption to PM3, but with the ability to wake on APB-clocked interrupts. For example, enabling only the APB clock to the Ports will allow the firmware to wake on a PMATCH0, PBEXT0 or PBEXT1 interrupt with minimal impact on the supply current.

#### 4.1.5.4. Power Mode 3

In Power Mode 3, the AHB and APB clocks are halted. The device may only wake from enabled interrupt sources which do not require the APB clock (RTC0ALRM, RTC0FAIL, LPTIMER0, VDDLOW and VREGLOW). A special fast wake option allows the device to operate at a very low level from the RTC0TCLK or LFOSC0 oscillator while in PM3, but quickly switch to the faster LPOSC0 when the wake event occurs. Because the current consumption of these blocks is minimal, it is recommended to use the fast wake option.

The device will enter PM3 on a WFI or WFE instruction. Because all AHB master clocks are disabled, the LPOSC will automatically halt and go into a low-power suspended state. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM3 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.

#### 4.1.5.5. Power Mode 9

In Power Mode 9, the core and all peripherals are halted, all clocks are stopped, and the pins and peripherals are set to a lower power mode. In addition, standard RAM contents are not preserved, though retention RAM contents are still available after exiting the power mode. This mode provides the lowest power consumption for the device, but requires an appropriate reset to exit. The available reset sources to wake from PM9 are controlled by the Power Management Unit (PMU).

Before entering PM9, the desired reset source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the RSTSRC0\_CONFIG register must be set to indicate that PM9 is the desired power mode.

The device will enter PM9 on a WFI or WFE instruction, and remain in PM9 until a reset configured by the PMU occurs. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.



## 4.3.1. PLL (PLL0)

The PLL module consists of a dedicated Digitally-Controlled Oscillator (DCO) that can be used in Free-Running mode without a reference frequency, Frequency-Locked to a reference frequency, or Phase-Locked to a reference frequency. The reference frequency for Frequency-Lock and Phase-Lock modes can use one of multiple sources (including the external oscillator) to provide maximum flexibility for different application needs. Because the PLL module generates its own clock, the DCO can be locked to a particular reference frequency and then moved to Free-Running mode to reduce system power and noise.

The PLL module includes the following features:

- Five output ranges with output frequencies ranging from 23 to 80 MHz.
- Multiple reference frequency inputs.
- Three output modes: free-running DCO, frequency-locked, and phase-locked.
- Ability to sense the rising edge or falling edge of the reference source.
- DCO frequency LSB dithering to provide finer average output frequencies.
- Spectrum spreading to reduce generated system noise.
- Low jitter and fast lock times.
- Ability to suspend all output frequency updates (including dithering and spectrum spreading) using the STALL bit during jitter-sensitive operations.

#### 4.3.2. Low Power Oscillator (LPOSC0)

The Low Power Oscillator is the default AHB oscillator on SiM3C1xx devices and enables or disables automatically, as needed.

The Low Power Oscillator has the following features:

- 20 MHz and divided 2.5 MHz frequencies available for the AHB clock.
- Automatically starts and stops as needed.

#### 4.3.3. Low Frequency Oscillator (LFOSC0)

The low frequency oscillator (LFOSC0) provides a low power internal clock source running at approximately 16.4 kHz for the RTC0 timer and other peripherals on the device. No external components are required to use the low frequency oscillator

#### 4.3.4. External Oscillators (EXTOSC0)

The EXTOSC0 external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. The external oscillator output may be selected as the AHB clock or used to clock other modules independent of the AHB clock selection.

The External Oscillator control has the following features:

- Support for external crystal, RC, C, or CMOS oscillators.
- Support external CMOS frequencies from 10 kHz to 50 MHz and external crystal frequencies from 10 kHz to 30 MHz.
- Various drive strengths for flexible crystal oscillator support.
- Internal frequency divide-by-two option available.



## 4.7. Analog

## 4.7.1. 12-Bit Analog-to-Digital Converters (SARADC0, SARADC1)

The SARADC0 and SARADC1 modules on SiM3C1xx devices are Successive Approximation Register (SAR) Analog to Digital Converters (ADCs). The key features of the SARADC module are:

- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 250 k samples per second in 12-bit mode or 1 M samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Selectable asynchronous hardware conversion trigger with hardware channel select.
- Output data window comparator allows automatic range checking.
- Support for Burst Mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- Conversion complete, multiple conversion complete, and FIFO overflow and underflow flags and interrupts supported.
- Flexible output data formatting.
- Sequencer allows up to 8 sources to be automatically scanned using one of four channel characteristic profiles without software intervention.
- Eight-word conversion data FIFO for DMA operations.
- Multiple SARADC modules can work together synchronously or by interleaving samples.
- Includes two internal references (1.65 V fast-settling, 1.2/2.4 V precision), support for an external reference, and support for an external signal ground.

#### 4.7.2. Sample Sync Generator (SSG0)

The SSG module includes a phase counter and a pulse generator. The phase counter is a 4-bit free-running counter clocked from the SARADC module clock. Counting-up from zero, the phase counter marks sixteen equally-spaced events for any number of SARADC modules. The ADCs can use this phase counter to start a conversion. The programmable pulse generator creates a 50% duty cycle pulse with a period of 16 phase counter ticks. Up to four programmable outputs available to external devices can be driven by the pulse generator with programmable polarity and a defined output setting when the pulse generator is stopped.

The Sample Sync Generator module has the following features:

- Connects multiple modules together to perform synchronized actions.
- Outputs a clock synchronized to the internal sampling clock used by any number of SARADC modules to pins for use by external devices.
- Includes a phase counter, pulse generator, and up to four programmable outputs.

#### 4.7.3. 10-Bit Digital-to-Analog Converter (IDAC0, IDAC1)

The IDAC takes a digital value as an input and outputs a proportional constant current on a pin. The IDAC module includes the following features:

- 10-bit current DAC with support for four timer, up to seven external I/O, on demand, and SSG0 output update triggers.
- Ability to update on rising, falling, or both edges for any of the external I/O trigger sources (DACnTx).
- Supports an output update rate greater than 600 k samples per second.
- Support for three full-scale output modes: 0.5 mA, 1.0 mA and 2.0 mA.
- Four-word FIFO to aid with high-speed waveform generation or DMA interactions.
- Individual FIFO overrun, underrun, and went-empty interrupt status sources.
- Support for multiple data packing formats, including: single 10-bit sample per word, dual 10-bit samples per word, or four 8-bit samples per word.
- Support for left- and right-justified data.



# SiM3C1xx

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
VSS	Ground	25 59							
VDD	Power (Core)	58							
VIO	Power (I/O)	24 39							
VREGIN	Power (Regulator)	60							
VSSHD	Ground (High Drive)	2							
VIOHD	Power (High Drive)	3							
RESET	Active-low Reset	64							
SWCLK/TCK	Serial Wire / JTAG	36							
SWDIO/TMS	Serial Wire / JTAG	35							
PB0.0	Standard I/O	57	XBR0	~					ADC0.2 CS0.1
PB0.1	Standard I/O	56	XBR0	$\checkmark$					ADC0.3 CS0.2
PB0.2	Standard I/O	55	XBR0	$\mathbf{\mathbf{Y}}$					ADC0.4 CS0.3
PB0.3	Standard I/O	54	XBR0	$\checkmark$					ADC0.5 CS0.4
PB0.4	Standard I/O	53	XBR0	$\checkmark$					ADC0.6 CS0.5 IVC0.0
PB0.5	Standard I/O	52	XBR0	~					ADC0.7 CS0.6 IVC0.1
PB0.6	Standard I/O	51	XBR0	$\checkmark$					ADC0.8 CS0.7 RTC1

 Table 6.2. Pin Definitions and alternate functions for SiM3C1x6



Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB3.9	5 V Tolerant I/O	7	XBR1	V	BE0			DAC0T6 DAC1T6 LPT0T2 INT0.10 INT1.10 WAKE.15	CMP0N.5 CMP1N.5 EXREGBD
PB4.0	High Drive I/O	6				LSO0			
PB4.1	High Drive I/O	5				LSO1			
PB4.2	High Drive I/O	4				LSO2			
PB4.3	High Drive I/O	1				LSO3			

Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)



Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
VSS	Ground	14			-		
VDD	Power (Core)	35					
VIO	Power (I/O)	13					
VREGIN	Power (Regulator)	36					
VSSHD	Ground (High Drive)	2					
VIOHD	Power (High Drive)	3					
RESET	Active-low Reset	40					
SWCLK	Serial Wire	24					
SWDIO	Serial Wire	23					
PB0.0	Standard I/O	34	XBR0	~			ADC0.8 CS0.7 RTC1
PB0.1	Standard I/O	33	XBR0	$\checkmark$			RTC2
PB0.2	Standard I/O	32	XBR0	~			ADC0.9 CS0.0 VREFGND
PB0.3	Standard I/O	31	XBR0	~			ADC0.10 CS0.1 VREF
PB0.4	Standard I/O	30	XBR0	$\checkmark$			ADC1.6 CS0.2 IDAC0
PB0.5	Standard I/O	29					IDAC1
PB0.6	Standard I/O	28	XBR0	$\checkmark$			ADC0.0 CS0.3 XTAL1
PB0.7	Standard I/O	27	XBR0	~			ADC0.1 CS0.4 XTAL2

 Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4



		1					
Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB0.8	Standard I/O	26	XBR0	$\checkmark$			ADC0.14 ADC1.14
PB0.9	Standard I/O	25	XBR0	~			ADC0.15 ADC1.15
PB0.10	Standard I/O	22	XBR0	$\checkmark$		DMA0T1	ADC1.8
PB0.11	Standard I/O	21	XBR0	$\checkmark$		DMA0T0	ADC1.7
PB0.12	Standard I/O	20	XBR0	~		ADC0T15 WAKE.0	ADC1.5 CS0.10
PB0.13	Standard I/O	19	XBR0	$\checkmark$		ADC1T15 WAKE.1	ADC1.4 CS0.11
PB0.14	Standard I/O	18	XBR0	~		WAKE.2	ADC1.3 CS0.12
PB0.15	Standard I/O	17	XBR0	~		WAKE.3	ADC1.2 CS0.13
PB1.0	Standard I/O	16	XBR0	~		WAKE.4	ADC1.1 CS0.14
PB1.1	Standard I/O	15	XBR0	$\checkmark$		WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB1.2	Standard I/O	12	XBR0	~			CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB1.3	Standard I/O	11	XBR0	$\checkmark$			CMP0P.0 CMP1P.0
PB3.0	5 V Tolerant I/O	10	XBR1	~		DAC0T0 DAC1T0 LPT0T0 INT0.0 INT1.0 WAKE.12	CMP0P.1 CMP1P.1 EXREGSP

## Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)



#### 6.4.1. LGA-92 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.


#### 6.4.2. LGA-92 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- 4. A 2 x 2 array of 1.25 mm square openings on 1.60 mm pitch should be used for the center ground pad.

#### 6.4.3. LGA-92 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.









Table 6.7. TQFP-80 Landing	<b>Diagram Dimensions</b>
----------------------------	---------------------------


Dimension	Min	Max
C1	13.30	13.40
C2	13.30	13.40
E	0.5	0 BSC
X	0.20	0.30
Y	1.40	1.50
noted.	wn are in millimeters (	(mm) unless otherwise

2. This land pattern design is based on the IPC-7351 guidelines.





## 6.6. QFN-64 Package Specifications



Dimension	Min	Nominal	Max			
Α	0.80	0.85	0.90			
A1	0.00	0.02	0.05			
b	0.18	0.25	0.30			
D	9.00 BSC					
D2	3.95	4.10	4.25			
e	0.50 BSC					
E	9.00 BSC					
E2	3.95	4.10	4.25			
L	0.30	0.40	0.50			
aaa	0.10					
bbb	0.10					
ccc	0.08					
ddd	0.10					
eee	0.05					

#### Table 6.8. QFN-64 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This package outline conforms to JEDEC MO-220.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



#### 6.7.1. TQFP-64 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### 6.7.2. TQFP-64 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

#### 6.7.3. TQFP-64 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.




# 7. Revision Specific Behavior

This chapter details any known differences from behavior as stated in the device datasheet and reference manual. All known errata for the current silicon revision are rolled into this section at the time of publication. Any errata found after publication of this document will initially be detailed in a separate errata document until this datasheet is revised.

## 7.1. Revision Identification

The Lot ID Code on the top side of the device package can be used for decoding device revision information. Figures 7.1, 7.2, 7.3, and 7.4 show how to find the Lot ID Code on the top side of the device package.

In addition, firmware can determine the revision of the device by checking the DEVICEID registers.



These characters identify the device revision

Figure 7.1. LGA-92 SiM3C1x7 Revision Information




Figure 7.2. TQFP-80 SiM3C1x7 Revision Information



Silicon Labs



Simplicity Studio<sup>4</sup>

#### **Simplicity Studio**

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

## http://www.silabs.com