

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3c166-b-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Typical Connection Diagrams

This section provides typical connection diagrams for SiM3C1xx devices.

2.1. Power

Figure 2.1 shows a typical connection diagram for the power pins of the SiM3C1xx devices when the internal regulator is in use.



Figure 2.1. Connection Diagram with Voltage Regulator Used

Figure 2.2 shows a typical connection diagram for the power pins of the SiM3C1xx devices when the internal regulator is not used.



Figure 2.2. Connection Diagram with Voltage Regulator Not Used



Table 3.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current	<u> </u>		-			
Normal Mode ^{2,3,4,5} —Full speed with code executing from Flash,	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	-	33	36.5	mA
peripheral clocks ON		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	10.5	13.3	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$		2.0	3.8	mA
Normal Mode ^{2,3,4,5} —Full speed with code executing from Flash, peripheral clocks OFF	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	<u> </u>	22	24.9	mA
		$F_{AHB} = F_{APB} = 20 \text{ MHz}$		7.8	10	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	<u> </u>	1.2	3	mA
Power Mode 1 ^{2,3,4,6} —Full speed with code executing from RAM,	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	—	30.5	35.5	mA
peripheral clocks UN		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	8.5	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.7	_	mA
Power Mode 1 ^{2,3,4,6} —Full speed with code executing from RAM,	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	-	20	23	mA
peripheral clocks OFF		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	—	5.3	_	mA
		F _{AHB} = F _{APB} = 2.5 MHz	—	1.0	_	mA
Power Mode 2 ^{2,3,4} —Core halted with peripheral clocks ON	I _{DD}	F _{AHB} = 80 MHz, F _{APB} = 40 MHz	-	19	22	mA
		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	7.8	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.3	_	mA
Power Mode 3 ^{2,3}	I _{DD}	V _{DD} = 1.8 V, T _A = 25 °C	_	175	_	μA
		V _{DD} = 3.0 V, T _A = 25 °C		250	_	μA

Notes:

1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.

2. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

3. Includes all peripherals that cannot have clocks gated in the Clock Control module.

4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).

5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.

6. RAM execution numbers use 0 wait states for all frequencies.

7. IDAC output current and IVC input current not included.

8. Bias current only. Does not include dynamic current from oscillator running at speed.



Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash Current on VDD						
Write Operation	I _{FLASH-W}		_		8	mA
Erase Operation	I _{FLASH-E}		_	_	15	mA
Netes						

Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.

Table 3.3. Power Mode Wake Up Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Mode 2 Wake Time	t _{PM2}		4	—	5	clocks
Power Mode 3 Fast Wake Time	t _{PM3FW}		—	425	—	μs
Power Mode 9 Wake Time	t _{PM9}		—	12		μs



Table 3.4. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
V _{DD} High Supply Monitor Threshold	V _{VDDMH}	Early Warning	2.10	2.20	2.30	V
(VDDHITHEN = 1)		Reset	1.95	2.05	2.1	V
V _{DD} Low Supply Monitor Threshold (VDDHITHEN = 0)	V_{VDDML}	Early Warning	1.81	1.85	1.88	V
		Reset	1.70	1.74	1.77	V
V _{REGIN} Supply Monitor Threshold	V _{VREGM}	Early Warning	4.2	4.4	4.6	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on V_{DD}		1.4	—	V
		Falling Voltage on V_{DD}	0.8	1	1.3	V
V _{DD} Ramp Time	t _{RMP}	Time to $V_{DD} \ge 1.8 V$	10		3000	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} ≥ V _{POR}	3		100	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	—	10		μs
RESET Low Time to Generate Reset	t _{RSTL}		50		_	ns
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{AHB} > 1 MHz		0.4	1	ms
Missing Clock Detector Trigger Frequency	F _{MCD}			7.5	13	kHz
V _{DD} Supply Monitor Turn-On Time	t _{MON}		_	2		μs



Table 3.6. External Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range (at VREGIN)	V _{REGIN}		3.0	—	3.6	V
Output Voltage (at EXREGOUT)	V _{EXREGOUT}	Programmable in 100 mV steps	1.8	_	3.6	V
NPN Current Drive	I _{NPN}	400 mV Dropout	12	—		mA
PNP Current Drive	I _{PNP}	V _{EXREGBD} > V _{REGIN} - 1.5 V	-6	-		mA
EXREGBD Voltage (PNP Mode)	V _{EXREGBD}	V _{REGIN} >= 3.5 V	V _{REGIN} – 2.0	-		V
		V _{REGIN} < 3.5 V	1.5	—		V
Standalone Mode Output Current	IEXTREGBD	400 mV Dropout		-	11.5	mA
External Capacitance with External BJT	C _{BJT}		4.7	_		μF
Standalone Mode Load Regulation	LR _{STAND-} ALONE		<u> </u>	1	 	mV/mA
Standalone Mode External Capacitance	C _{STAND-} ALONE		47	_		nF
Current Limit Range	I _{LIMIT}	1 Ω Sense Resistor	10	—	720	mA
Current Limit Accuracy			—	—	10	%
Foldback Limit Accuracy			_		20	%
Current Sense Resistor	R _{SENSE}		-	-	1	Ω
Internal Pull-Down	R _{PD}		—	5		kΩ
Internal Pull-Up	R _{PU}		-	10		kΩ
Current Sensor		<u> </u>		<u> </u>		
Sensing Pin Voltage	V _{EXTREGSP} V _{EXTREGSN}	Measured at EXTREGSP or EXTREGSN pin	2.2	_	V _{REGIN}	V
Differential Sensing Voltage	V _{DIFF}	(V _{extregsp} – V _{extregsn})	10	_	1600	mV
Current at EXTREGSN Pin	IEXTREGSN		<u> </u>	8		μA
Current at EXTREGSP Pin	IEXTREGSP		_	V _{DIFF} x 200 + 12		μA



Table 3.11. IDAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Static Performance									
Resolution	N _{bits}			10		Bits			
Integral Nonlinearity	INL			±0.5	±2	LSB			
Differential Nonlinearity (Guaranteed Monotonic)	DNL		—	±0.5	±1	LSB			
Output Compliance Range	V _{OCR}		—		V _{DD} – 1.0	V			
Full Scale Output Current	I _{OUT}	2 mA Range	2.0	2.046	2.10	mA			
		1 mA Range	0.99	1.023	1.05	mA			
		0.5 mA Range	493	511.5	525	μA			
Offset Error	E _{OFF}			250	—	nA			
Full Scale Error Tempco	TC _{FS}	2 mA Range	—	100	—	ppm/°C			
VDD Power Supply Rejection Ratio		2 mA Range		-220		ppm/V			
Test Load Impedance (to V _{SS})	R _{TEST}		—	1	—	kΩ			
Dynamic Performance									
Output Settling Time to 1/2 LSB		min output to max output	_	1.2	_	μs			
Startup Time				3	—	μs			



Table 3.17. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard I/O (PB0, PB1, and PB2)	, 5 V Tole	rant I/O (PB3), and RESE	T		Į	
Output High Voltage*	V _{OH}	Low Drive, I _{OH} = -2 mA	V _{IO} – 0.7	_		V
		High Drive, $I_{OH} = -5 \text{ mA}$	V _{IO} – 0.7			V
Output Low Voltage*	V _{OL}	Low Drive, I _{OL} = 3 mA	_		0.6	V
		High Drive, I _{OL} = 12.5 mA	—		0.6	V
Input High Voltage	V _{IH}	1.8 ≤ V _{IO} ≤ 2.0	0.7 x V _{IO}			V
		$2.0 \le V_{IO} \le 3.6$	V _{IO} – 0.6			V
Input Low Voltage	V _{IL}		_		0.6	V
Pin Capacitance	C _{IO}	PB0, PB1 and PB2 Pins		4	—	pF
		PB3 Pins	_	7		pF
Weak Pull-Up Current	I _{PU}	V _{IO} = 1.8	-6	-3.5	-2	μA
(Input Voltage = 0 V)		V _{IO} = 3.6	-30	-20	-10	μA
Input Leakage (Pullups off or Analog)	I _{LK}	$0 \le V_{IN} \le V_{IO}$	-1	—	1	μA
Input Leakage Current of Port Bank 3 I/O, V _{IN} above V _{IO}	ΙL	V _{IO} < V _{IN} < V _{IO} +2.0 V (pins without EXREG functions)	0	5	150	μA
		V _{IO} < V _{IN} < V _{REGIN} (pins with EXREG functions)	0	5	150	μA
High Drive I/O (PB4)					1	T.,
Output High Voltage	V _{OH}	Standard Mode, Low Drive, I _{OH} = –3 mA	V _{IOHD} – 0.7		_	V
		Standard Mode, High Drive, I _{OH} = -10 mA	V _{IOHD} – 0.7		_	V
Output Low Voltage	V _{OL}	Standard Mode, Low Drive, I _{OH} = 3 mA	—		0.6	V
		Standard Mode, High Drive, I _{OH} = 12.5 mA	—		0.6	V
Output Rise Time	t _R	Slew Rate Mode 0, V _{IOHD} = 5 V	—	50	—	ns
		Slew Rate Mode 1, V _{IOHD} = 5 V	—	300	—	ns
		Slew Rate Mode 2, V _{IOHD} = 5 V	—	1	—	μs
		Slew Rate Mode 3, V _{IOHD} = 5 V	—	3	—	μs
*Note: RESET does not drive to logic h	igh. Specifi	cations for RESET V _{OL} adher	re to the low driv	ve setting.		



3.2. Thermal Conditions

Table 3.18. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance*	θ_{JA}	LGA-92 Packages		35		°C/W
		TQFP-80 Packages		40		°C/W
		QFN-64 Packages		25		°C/W
		TQFP-64 Packages		30		°C/W
		QFN-40 Packages		30		°C/W
*Note: Thermal resistance assumes a	multi-layer F	CB with any exposed pad sc	ldered to a PC	B pad.		

3.3. Absolute Maximum Ratings

Stresses above those listed under Table 3.19 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 3.19. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V _{DD}		V _{SS} –0.3	4.2	V
Voltage on VREGIN	V _{REGIN}	EXTVREG0 Not Used	V _{SS} –0.3	6.0	V
		EXTVREG0 Used	V _{SS} –0.3	3.6	V
Voltage on VIO	V _{IO}		V _{SS} –0.3	4.2	V
Voltage on VIOHD	V _{IOHD}		V _{SS} –0.3	6.5	V
Voltage on I/O pins,	V _{IN}	RESET, V _{IO} ≥ 3.3 V	V _{SS} –0.3	5.8	V
		RESET, V _{IO} < 3.3 V	V _{SS} –0.3	V _{IO} +2.5	V
		Port Bank 0, 1, and 2 I/O	V _{SS} -0.3	V _{IO} +0.3	V
		Port Bank 4 I/O	V _{SSHD} -0.3	V _{IOHD} +0.3	V
	4	·	· · · · · ·		·

*Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.



Table 3.19. Absolute	Maximum	Ratings	(Continued)
----------------------	---------	---------	-------------

Parameter	Symbol	Test Condition	Min	Мах	Unit			
Power Dissipation at T _A = 85 °C	PD	LGA-92 Package		570	mW			
		TQFP-80 Package		500	mW			
		QFN-64 Package		800	mW			
		TQFP-64 Package		650	mW			
		QFN-40 Package		650	mW			
Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.								



volatile data storage and allowing field upgrades of the firmware. User firmware has complete control of all peripherals and may individually shut down and gate the clocks of any or all peripherals for power savings.

The on-chip debugging interface (SWJ-DP) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging.

Each device is specified for 1.8 to 3.6 V operation over the industrial temperature range (-40 to +85 °C). The Port I/O and RESET pins are powered from the IO supply voltage. The SiM3C1xx devices are available in 40-pin or 64-pin QFN, 64-pin or 80-pin TQFP, or 92-pin LGA packages. All package options are lead-free and RoHS compliant. See Table 5.1 for ordering information. A block diagram is included in Figure 4.1.



Figure 4.1. Precision32[™] SiM3C1xx Family Block Diagram



4.1.5. Device Power Modes

The SiM3C1xx devices feature four low power modes in addition to normal operating mode. Several peripherals provide wake up sources for these low power modes, including the Low-Power Timer (LPT0), RTC0 (alarms and oscillator failure notification), Comparator 0, and PMU Pin Wake.

In addition, all peripherals can have their clocks disabled to reduce power consumption whenever a peripheral is not being used using the clock control (CLKCTRL) registers.

4.1.5.1. Normal Mode (Power Mode 0)

Normal Mode is the default mode of the device. The core and peripherals are fully operational, and instructions are executed from flash memory.

4.1.5.2. Power Mode 1

In Power Mode 1 the core and peripherals are fully operational, with instructions executing from RAM. Compared with Normal Mode, the active power consumption of the device in PM1 is reduced. Additionally, at higher speeds in PM1, the core throughput can also be increased because RAM does not require additional wait states that reduce the instruction fetch speed.

4.1.5.3. Power Mode 2

In Power Mode 2 the core halts and any enabled peripherals continue to run at the selected clock speed. The power consumption in PM2 corresponds to the AHB and APB clocks left enabled, thus the power can be tuned to the optimal level for the needs of the application. To place the device in PM2, the core should execute a wait-for-interrupt (WFI) or wait-for-event (WFE) instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM2 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Syncronization Barrier) operation prior to the WFI to ensure all bus accesses complete. When operating from the LFOSC0 with the DMACTRL0 AHB clock disabled, PM2 can achieve similar power consumption to PM3, but with the ability to wake on APB-clocked interrupts. For example, enabling only the APB clock to the Ports will allow the firmware to wake on a PMATCH0, PBEXT0 or PBEXT1 interrupt with minimal impact on the supply current.

4.1.5.4. Power Mode 3

In Power Mode 3, the AHB and APB clocks are halted. The device may only wake from enabled interrupt sources which do not require the APB clock (RTC0ALRM, RTC0FAIL, LPTIMER0, VDDLOW and VREGLOW). A special fast wake option allows the device to operate at a very low level from the RTC0TCLK or LFOSC0 oscillator while in PM3, but quickly switch to the faster LPOSC0 when the wake event occurs. Because the current consumption of these blocks is minimal, it is recommended to use the fast wake option.

The device will enter PM3 on a WFI or WFE instruction. Because all AHB master clocks are disabled, the LPOSC will automatically halt and go into a low-power suspended state. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM3 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.

4.1.5.5. Power Mode 9

In Power Mode 9, the core and all peripherals are halted, all clocks are stopped, and the pins and peripherals are set to a lower power mode. In addition, standard RAM contents are not preserved, though retention RAM contents are still available after exiting the power mode. This mode provides the lowest power consumption for the device, but requires an appropriate reset to exit. The available reset sources to wake from PM9 are controlled by the Power Management Unit (PMU).

Before entering PM9, the desired reset source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the RSTSRC0_CONFIG register must be set to indicate that PM9 is the desired power mode.

The device will enter PM9 on a WFI or WFE instruction, and remain in PM9 until a reset configured by the PMU occurs. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.



4.8. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.
- Clocks to all AHB peripherals are enabled.
- Clocks to all APB peripherals other than Watchdog Timer, EMIF0, and DMAXBAR are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost.

The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For VDD Supply Monitor and power-on resets, the RESET pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled with the Low Frequency Oscillator (LFO0) as its clock source. Program execution begins at location 0x00000000.





SiM3C1xx

Ordering Part Number	Flash Memory (kB)	RAM (kB)	External Memory Interface (EMIF)	Maximum Number of EMIF Address/Data Pins	Digital Port I/Os (Total)	Digital Port I/Os with High Drive Capability	Number of SARADC0 Channels	Number of SARADC1 Channels	Number of CAPSENSE0 Channels	Number of Comparator 0/1 Inputs (+/-)	Number of PMU Pin Wake Sources	JTAG Debugging Interface	ETM Debugging Interface	Serial Wire Debugging Interface	Lead-free (RoHS Compliant)	Package
SiM3C167-B-GM	256	32	\checkmark	24	65	6	16	16	16	8/8	16	\checkmark	~	\checkmark	\checkmark	LGA-92
SiM3C167-B-GQ	256	32	\checkmark	24	65	6	16	16	16	8/8	16	\checkmark	\checkmark	\checkmark	\checkmark	TQFP-80
SiM3C166-B-GM	256	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	QFN-64
SiM3C166-B-GQ	256	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	TQFP-64
SiM3C164-B-GM	256	32			28	4	7	11	12	3/3	10			~	~	QFN-40
SiM3C157-B-GM	128	32	~	24	65	6	16	16	16	8/8	16	~	V	~	~	LGA-92
SiM3C157-B-GQ	128	32	\checkmark	24	65	6	16	16	16	8/8	16	\checkmark	V	\checkmark	\checkmark	TQFP-80
SiM3C156-B-GM	128	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	QFN-64
SiM3C156-B-GQ	128	32	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	TQFP-64
SiM3C154-B-GM	128	32			28	4	7	11	12	3/3	10			\checkmark	\checkmark	QFN-40
SiM3C146-B-GM	64	16	\checkmark	16	50	4	13	15	15	6/6	15	~		\checkmark	\checkmark	QFN-64
SiM3C146-B-GQ	64	16	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	TQFP-64
SiM3C144-B-GM	64	16			28	4	7	11	12	3/3	10			\checkmark	\checkmark	QFN-40
SiM3C136-B-GM	32	8	\checkmark	16	50	4	13	15	15	6/6	15	\checkmark		\checkmark	\checkmark	QFN-64
SiM3C136-B-GQ	32	8	\checkmark	16	50	4	13	15	15	6/6	15	V		\checkmark	\checkmark	TQFP-64
SiM3C134-B-GM	32	8			28	4	7	11	12	3/3	10			\checkmark	\checkmark	QFN-40

Table 5.1. Product Selection Guide



Table 6.1. Pin Definitions and al	ternate functions for	SiM3C1x7	(Continued)
-----------------------------------	-----------------------	----------	-------------

Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB0.8	Standard I/O	64	A39	XBR0	~					ADC0.7 CS0.7 IVC0.1
PB0.9	Standard I/O	63	A38	XBR0	~					ADC0.8 RTC1
PB0.10	Standard I/O	62	A37	XBR0	\checkmark					RTC2
PB0.11	Standard I/O	61	D4	XBR0	\checkmark					ADC0.9 VREFGND
PB0.12	Standard I/O	60	A36	XBR0	~					ADC0.10 VREF
PB0.13	Standard I/O	59	A35	XBR0	\checkmark					IDAC0
PB0.14	Standard I/O	58	B27	XBR0	\checkmark					IDAC1
PB0.15	Standard I/O	57	A34	XBR0	\checkmark					XTAL1
PB1.0	Standard I/O	56	A33	XBR0	\checkmark					XTAL2
PB1.1	Standard I/O	55	B25	XBR0	\checkmark					ADC0.11
PB1.2/TRST	Standard I/O /JTAG	54	A32	XBR0	\checkmark					
PB1.3/TDO/ SWV	Standard I/O /JTAG/ Serial Wire Viewer	53	B24	XBR0	\checkmark					ADC0.12 ADC1.12
PB1.4/TDI	Standard I/O /JTAG	52	A31	XBR0	~					ADC0.13 ADC1.13
PB1.5/ETM0	Standard I/O /ETM	51	B23	XBR0	~					ADC0.14 ADC1.14
PB1.6/ETM1	Standard I/O /ETM	50	A30	XBR0	~					ADC0.15 ADC1.15
PB1.7/ETM2	Standard I/O /ETM	48	B22	XBR0	~					ADC1.11 CS0.8
PB1.8/ETM3	Standard I/O /ETM	47	B21	XBR0	V					ADC1.10 CS0.9



Table 6.1. Pin Definitions and alternate	e functions for SiM3C1x7	(Continued)
--	--------------------------	-------------

Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB1.9/ TRACECLK	Standard I/O /ETM	46	A28	XBR0	\checkmark					ADC1.9
PB1.10	Standard I/O	43	A26	XBR0	\checkmark	A23m/ A15			DMA0T1	ADC1.8
PB1.11	Standard I/O	42	A25	XBR0	\checkmark	A22m/ A14			DMA0T0	ADC1.7
PB1.12	Standard I/O	41	D3	XBR0	~	A21m/ A13				ADC1.6
PB1.13	Standard I/O	40	A24	XBR0	~	A20m/ A12			ADC0T15 WAKE.0	ADC1.5 CS0.10
PB1.14	Standard I/O	39	A23	XBR0	~	A19m/ A11			ADC1T15 WAKE.1	ADC1.4 CS0.11
PB1.15	Standard I/O	38	A22	XBR0	~	A18m/ A10			WAKE.2	ADC1.3 CS0.12
PB2.0	Standard I/O	37	B17	XBR1	~	A17m/ A9	LSI0	Yes	INT0.0 INT1.0 WAKE.3	ADC1.2 CS0.13
PB2.1	Standard I/O	36	A21	XBR1	\checkmark	A16m/ A8	LSI1	Yes	INT0.1 INT1.1 WAKE.4	ADC1.1 CS0.14
PB2.2	Standard I/O	35	B16	XBR1	~	AD15m/ A7	LSI2	Yes	INT0.2 INT1.2 WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB2.3	Standard I/O	34	A20	XBR1	\checkmark	AD14m/ A6	LSI3	Yes	INT0.3 INT1.3 WAKE.6	
PB2.4	Standard I/O	31	B14	XBR1	V	AD13m/ A5	LSI4	Yes	INT0.4 INT1.4 WAKE.7	
PB2.5	Standard I/O	30	A18	XBR1	\checkmark	AD12m / A4	LSI5	Yes	INT0.5 INT1.5	



6.2. SiM3C1x6 Pin Definitions







Figure 6.11. QFN-64 Landing Diagram

Dimension	mm
C1	8.90
C2	8.90
E	0.50
X1	0.30
Y1	0.85
X2	4.25
Y2	4.25
Notes:	•

Table 6.9. QFN-64 Landing Diagram Dimensions

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.





Figure 6.13. TQFP-64 Landing Diagram

 Table 6.11. TQFP-64 Landing Diagram Dimensions

Dimension	Min	Мах					
C1	11.30	11.40					
C2	11.30	11.40					
E	0.50 BSC						
X	0.20	0.30					
Y	1.40	1.50					
 Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. This land pattern design is based on the IPC-7351 guidelines. 							





Figure 6.15. QFN-40 Landing Diagram

Dimension	mm
C1	5.90
C2	5.90
E	0.50
X1	0.30
Y1	0.85
X2	4.65
Y2	4.65

Table 6.13. QFN-40 Landing Diagram Dimensions

Notes:

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- **3.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a
 - Fabrication Allowance of 0.05 mm.



Silicon Labs



Simplicity Studio⁴

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com