

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3u136-b-gqr

# SiM3C1xx

# **Table of Contents**

1.	Related Documents and Conventions	
	1.1. Related Documents	
	1.1.1. SiM3U1xx/SiM3C1xx Reference Manual	
	1.1.2. Hardware Access Layer (HAL) API Description	4
	1.1.3. ARM Cortex-M3 Reference Manual	
	1.2. Conventions	
2.	Typical Connection Diagrams	
	2.1. Power	
3.	Electrical Specifications	6
	3.1. Electrical Characteristics	6
	3.2. Thermal Conditions	29
	3.3. Absolute Maximum Ratings	29
4.	Precision32™ SiM3C1xx System Overview	32
	4.1. Power	34
	4.1.1. LDO and Voltage Regulator (VREG0)	34
	4.1.2. Voltage Supply Monitor (VMON0)	
	4.1.3. External Regulator (EXTVREG0)	
	4.1.4. Power Management Unit (PMU)	
	4.1.5. Device Power Modes	
	4.2. I/O	36
	4.2.1. General Features	36
	4.2.2. High Drive Pins (PB4)	36
	4.2.3. 5 V Tolerant Pins (PB3)	
	4.2.4. Crossbars	36
	4.3. Clocking	37
	4.3.1. PLL (PLL0)	
	4.3.2. Low Power Oscillator (LPOSC0)	
	4.3.3. Low Frequency Oscillator (LFOSC0)	
	4.3.4. External Oscillators (EXTOSC0)	
	4.4. Data Peripherals	
	4.4.1. 16-Channel DMA Controller	
	4.4.2. 128/192/256-bit Hardware AES Encryption (AES0)	39
	4.4.3. 16/32-bit CRC (CRC0)	
	4.5. Counters/Timers and PWM	40
	4.5.1. Programmable Counter Array (EPCA0, PCA0, PCA1)	40
	4.5.2. 32-bit Timer (TIMER0, TIMER1)	
	4.5.3. Real-Time Clock (RTC0)	
	4.5.4. Low Power Timer (LPTIMER0)	41
	4.5.5. Watchdog Timer (WDTIMER0)	
	4.6. Communications Peripherals	
	4.6.1. External Memory Interface (EMIF0)	
	4.6.2. USART (USART0, USART1)	
	4.6.3. UART (ÙART0, UART1)	
	4.6.4. SPI (SPI0, SPI1)	



## 1. Related Documents and Conventions

## 1.1. Related Documents

This data sheet accompanies several documents to provide the complete description of the SiM3C1xx device family.

## 1.1.1. SiM3U1xx/SiM3C1xx Reference Manual

The Silicon Laboratories SiM3U1xx/SiM3C1xx Reference Manual provides detailed functional descriptions for the SiM3C1xx devices.

## 1.1.2. Hardware Access Layer (HAL) API Description

The Silicon Laboratories Hardware Access Layer (HAL) API provides C-language functions to modify and read each bit in the SiM3C1xx devices. This description can be found in the SiM3xxxx HAL API Reference Manual.

#### 1.1.3. ARM Cortex-M3 Reference Manual

The ARM-specific features like the Nested Vector Interrupt Controller are described in the ARM Cortex-M3 reference documentation. The online reference manual can be found here: http://infocenter.arm.com/help/topic/com.arm.doc.subset.cortexm.m3/index.html#cortexm3.

## 1.2. Conventions

The block diagrams in this document use the following formatting conventions:




Figure 1.1. Block Diagram Conventions



**Table 3.2. Power Consumption** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current			1	ı	I	ı
Normal Mode <sup>2,3,4,5</sup> —Full speed with code executing from Flash,	I <sub>DD</sub>	F <sub>AHB</sub> = 80 MHz, F <sub>APB</sub> = 40 MHz	_	33	36.5	mA
peripheral clocks ON		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	10.5	13.3	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	2.0	3.8	mA
Normal Mode <sup>2,3,4,5</sup> —Full speed with code executing from Flash,	I <sub>DD</sub>	$F_{AHB} = 80 \text{ MHz},$ $F_{APB} = 40 \text{ MHz}$	_	22	24.9	mA
peripheral clocks OFF		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	7.8	10	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.2	3	mA
Power Mode 1 <sup>2,3,4,6</sup> —Full speed with code executing from RAM,	I <sub>DD</sub>	$F_{AHB} = 80 \text{ MHz},$ $F_{APB} = 40 \text{ MHz}$	_	30.5	35.5	mA
peripheral clocks ON		F <sub>AHB</sub> = F <sub>APB</sub> = 20 MHz	_	8.5	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.7	_	mA
Power Mode 1 <sup>2,3,4,6</sup> —Full speed with code executing from RAM,	I <sub>DD</sub>	$F_{AHB} = 80 \text{ MHz},$ $F_{APB} = 40 \text{ MHz}$	_	20	23	mA
peripheral clocks OFF		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	5.3	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.0	_	mA
Power Mode 2 <sup>2,3,4</sup> —Core halted with peripheral clocks ON	I <sub>DD</sub>	F <sub>AHB</sub> = 80 MHz, F <sub>APB</sub> = 40 MHz	_	19	22	mA
		$F_{AHB} = F_{APB} = 20 \text{ MHz}$	_	7.8	_	mA
		$F_{AHB} = F_{APB} = 2.5 \text{ MHz}$	_	1.3	_	mA
Power Mode 3 <sup>2,3</sup>	I <sub>DD</sub>	V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C	_	175	_	μA
		V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	_	250	_	μΑ

#### Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where  $I_{DD}$  is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- **6.** RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.



# SiM3C1xx

**Table 3.2. Power Consumption (Continued)** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Mode 9 <sup>2,3</sup> —Low Power Shutdown with VREG0 disabled,	I <sub>DD</sub>	RTC Disabled, V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C	_	85	_	nA
powered through VDD and VIO		RTC w/ 16.4 kHz LFO, V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 25 °C	_	350	_	nA
		RTC w/ 32.768 kHz Crystal, $V_{DD} = 1.8 \text{ V}, T_A = 25 ^{\circ}\text{C}$	_	620	_	nA
		RTC Disabled, V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	_	145	_	nA
		RTC w/ 16.4 kHz LFO, V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	_	500	_	nA
		RTC w/ 32.768 kHz Crystal, $V_{DD} = 3.0 \text{ V}, T_A = 25 ^{\circ}\text{C}$	_	800	_	nA
Power Mode 9 <sup>2,3</sup> —Low Power Shutdown with VREG0 in low-	I <sub>VREGIN</sub>	RTC Disabled, VREGIN = 5 V, T <sub>A</sub> = 25 °C	_	300	_	nA
power mode, VDD and VIO pow- ered through VREG0 (Includes VREG0 current)		RTC w/ 16.4 kHz LFO, VREGIN = 5 V, T <sub>A</sub> = 25 °C	_	650	_	nA
		RTC w/ 32.768 kHz Crystal, VREGIN = 5 V, $T_A$ = 25 °C	_	950	_	nA
VIOHD Current (High-drive I/O dis-	I <sub>VIOHD</sub>	HV Mode (default)	_	2.5	5	μΑ
abled)		LV Mode	_	2	_	nA

#### Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.

**Table 3.2. Power Consumption (Continued)** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash Current on VDD						
Write Operation	I <sub>FLASH-W</sub>		_	_	8	mA
Erase Operation	I <sub>FLASH-E</sub>		_	_	15	mA

#### Notes:

- 1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.
- 2. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 3. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.
- 8. Bias current only. Does not include dynamic current from oscillator running at speed.

## Table 3.3. Power Mode Wake Up Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Mode 2 Wake Time	t <sub>PM2</sub>		4	_	5	clocks
Power Mode 3 Fast Wake Time	t <sub>PM3FW</sub>		_	425	_	μs
Power Mode 9 Wake Time	t <sub>PM9</sub>		_	12	_	μs



# SiM3C1xx

**Table 3.4. Reset and Supply Monitor** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
V <sub>DD</sub> High Supply Monitor Threshold	$V_{VDDMH}$	Early Warning	2.10	2.20	2.30	V
(VDDHITHEN = 1)		Reset	1.95	2.05	2.1	V
V <sub>DD</sub> Low Supply Monitor Threshold	$V_{VDDML}$	Early Warning	1.81	1.85	1.88	V
(VDDHITHEN = 0)		Reset	1.70	1.74	1.77	V
V <sub>REGIN</sub> Supply Monitor Threshold	$V_{VREGM}$	Early Warning	4.2	4.4	4.6	V
Power-On Reset (POR) Threshold	$V_{POR}$	Rising Voltage on V <sub>DD</sub>	_	1.4	_	V
		Falling Voltage on V <sub>DD</sub>	0.8	1	1.3	V
V <sub>DD</sub> Ramp Time	t <sub>RMP</sub>	Time to V <sub>DD</sub> ≥ 1.8 V	10	_	3000	μs
Reset Delay from POR	t <sub>POR</sub>	Relative to V <sub>DD</sub> ≥ V <sub>POR</sub>	3	_	100	ms
Reset Delay from non-POR source	t <sub>RST</sub>	Time between release of reset source and code execution	_	10	_	μs
RESET Low Time to Generate Reset	t <sub>RSTL</sub>		50	_	_	ns
Missing Clock Detector Response Time (final rising edge to reset)	t <sub>MCD</sub>	F <sub>AHB</sub> > 1 MHz		0.4	1	ms
Missing Clock Detector Trigger Frequency	F <sub>MCD</sub>		_	7.5	13	kHz
V <sub>DD</sub> Supply Monitor Turn-On Time	t <sub>MON</sub>		_	2	_	μs

**Table 3.7. Flash Memory** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Write Time <sup>1</sup>	t <sub>WRITE</sub>	One 16-bit Half Word	20	21	22	μs
Erase Time <sup>1</sup>	t <sub>ERASE</sub>	One Page	20	21	22	ms
	t <sub>ERALL</sub>	Full Device	20	21	22	ms
V <sub>DD</sub> Voltage During Programming	$V_{PROG}$		1.8	_	3.6	V
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		20k	100k	_	Cycles
Retention <sup>2</sup>	t <sub>RET</sub>	T <sub>A</sub> = 25 °C, 1k Cycles	10	100	_	Years

## Notes:

- 1. Does not include sequencing time before and after the write/erase operation, which may take up to 35 µs. During a sequential write operation, this extra time is only taken prior to the first write and after the last write.
- 2. Additional Data Retention Information is published in the Quarterly Quality and Reliability Report.

**Table 3.8. Internal Oscillators** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Phase-Locked Loop (PLL0OSC	<u>;)</u>					
Calibrated Output Frequency*	f <sub>PLL0OSC</sub>	Full Temperature and Supply Range	77	79	80	MHz
Power Supply Sensitivity*	PSS <sub>PLL0OSC</sub>	T <sub>A</sub> = 25 °C, Fout = 79 MHz	_	430	_	ppm/V
Temperature Sensitivity*	TS <sub>PLL0OSC</sub>	$V_{DD} = 3.3 \text{ V},$ Fout = 79 MHz	_	95	_	ppm/°C
Adjustable Output Frequency Range	f <sub>PLL0OSC</sub>		23	_	80	MHz
Lock Time	t <sub>PLL0LOCK</sub>	$\begin{split} f_{REF} &= 20 \text{ MHz}, \\ f_{PLL0OSC} &= 80 \text{ MHz}, \\ M &= 24, \text{ N=99}, \\ \text{LOCKTH} &= 0 \end{split}$	_	1.7	_	μs
		$f_{REF} = 32 \text{ kHz},$ $f_{PLL0OSC} = 80 \text{ MHz},$ M=0, N=2440, LOCKTH = 0	_	91	_	μs
*Note: PLL0OSC in free-running os	cillator mode.	1		1	1	



**Table 3.14. Voltage Reference Electrical Characteristics** 

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Fast Settling Refere	ence	1				
Output Voltage	V <sub>REFFS</sub>	-40 to +85 °C, V <sub>DD</sub> = 1.8-3.6 V	1.62	1.65	1.68	V
Temperature Coefficient	TC <sub>REFFS</sub>		_	50	_	ppm/°C
Turn-on Time	t <sub>REFFS</sub>		_		1.5	μs
Power Supply Rejection	PSRR <sub>REFFS</sub>		_	400	_	ppm/V
On-Chip Precision Reference	ce (VREF0)				•	
Valid Supply Range	V <sub>DD</sub>	VREF2X = 0	1.8		3.6	V
		VREF2X = 1	2.7	_	3.6	V
Output Voltage	V <sub>REFP</sub>	25 °C ambient, VREF2X = 0	1.195	1.2	1.205	V
		25 °C ambient, VREF2X = 1	2.39	2.4	2.41	V
Short-Circuit Current	I <sub>SC</sub>		_	_	10	mA
Temperature Coefficient	TC <sub>VREFP</sub>		_	25	_	ppm/°C
Load Regulation	LR <sub>VREFP</sub>	Load = 0 to 200 μA to VREFGND	_	4.5	_	ppm/µA
Load Capacitor	C <sub>VREFP</sub>	Load = 0 to 200 μA to VREFGND	0.1	_	_	μF
Turn-on Time	t <sub>VREFPON</sub>	4.7 μF tantalum, 0.1 μF ceramic bypass	_	3.8	_	ms
		0.1 μF ceramic bypass	_	200	_	μs
Power Supply Rejection	PSRR <sub>VREFP</sub>	VREF2X = 0	_	320	_	ppm/V
		VREF2X = 1	_	560	_	ppm/V
External Reference		1				
Input Current	I <sub>EXTREF</sub>	Sample Rate = 250 ksps; VREF = 3.0 V	_	5.25	_	μA



### 4.2. I/O

## 4.2.1. General Features

The SiM3C1xx ports have the following features:

- Push-pull or open-drain output modes and analog or digital modes.
- Option for high or low output drive strength.
- Port Match allows the device to recognize a change on a port pin value.
- Internal pull-up resistors are enabled or disabled on a port-by-port basis.
- Two external interrupts with up to 16 inputs provide monitoring capability for external signals.
- Internal Pulse Generator Timer (PB2 only) to generate simple square waves.
- A subset of pins can also serve as inputs to the Port Mapped Level Shifters available on the High Drive Pins.

## 4.2.2. High Drive Pins (PB4)

The High Drive pins have the following additional features:

- Programmable safe state: high, low, or high impedance.
- Programmable drive strength and slew rates.
- Programmable hardware current limiting.
- Powered from a separate source (VIOHD, which can be up to 6 V) from the rest of the device.
- Supports various functions, including GPIO, UART1 pins, EPCA0 pins, or Port Mapped Level Shifting.

## 4.2.3. 5 V Tolerant Pins (PB3)

The 5 V tolerant pins can be connected to external circuitry operating at voltages above the device supply without needing extra components to shift the voltage level.

#### 4.2.4. Crossbars

The SiM3C1xx devices have two Crossbars with the following features:

- Flexible peripheral assignment to port pins.
- Pins can be individually skipped to move peripherals as needed for design or layout considerations.

The Crossbars have a fixed priority for each I/O function and assign these functions to the port pins. When a digital resource is selected, the least-significant unassigned port pin is assigned to that resource. If a port pin is assigned, the Crossbars skip that pin when assigning the next selected resource. Additionally, the Crossbars will skip port pins whose associated bits in the PBSKIPEN registers are set. This provides some flexibility when designing a system: pins involved with sensitive analog measurements can be moved away from digital I/O and peripherals can be moved around the chip as needed to ease layout constraints.



## SiM3C1xx

## 4.3.1. PLL (PLL0)

The PLL module consists of a dedicated Digitally-Controlled Oscillator (DCO) that can be used in Free-Running mode without a reference frequency, Frequency-Locked to a reference frequency, or Phase-Locked to a reference frequency. The reference frequency for Frequency-Lock and Phase-Lock modes can use one of multiple sources (including the external oscillator) to provide maximum flexibility for different application needs. Because the PLL module generates its own clock, the DCO can be locked to a particular reference frequency and then moved to Free-Running mode to reduce system power and noise.

The PLL module includes the following features:

- Five output ranges with output frequencies ranging from 23 to 80 MHz.
- Multiple reference frequency inputs.
- Three output modes: free-running DCO, frequency-locked, and phase-locked.
- Ability to sense the rising edge or falling edge of the reference source.
- DCO frequency LSB dithering to provide finer average output frequencies.
- Spectrum spreading to reduce generated system noise.
- Low jitter and fast lock times.
- Ability to suspend all output frequency updates (including dithering and spectrum spreading) using the STALL bit during jitter-sensitive operations.

## 4.3.2. Low Power Oscillator (LPOSC0)

The Low Power Oscillator is the default AHB oscillator on SiM3C1xx devices and enables or disables automatically, as needed.

The Low Power Oscillator has the following features:

- 20 MHz and divided 2.5 MHz frequencies available for the AHB clock.
- Automatically starts and stops as needed.

## 4.3.3. Low Frequency Oscillator (LFOSC0)

The low frequency oscillator (LFOSC0) provides a low power internal clock source running at approximately 16.4 kHz for the RTC0 timer and other peripherals on the device. No external components are required to use the low frequency oscillator

## 4.3.4. External Oscillators (EXTOSC0)

The EXTOSC0 external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. The external oscillator output may be selected as the AHB clock or used to clock other modules independent of the AHB clock selection.

The External Oscillator control has the following features:

- Support for external crystal, RC, C, or CMOS oscillators.
- Support external CMOS frequencies from 10 kHz to 50 MHz and external crystal frequencies from 10 kHz to 30 MHz.
- Various drive strengths for flexible crystal oscillator support.
- Internal frequency divide-by-two option available.



**Table 5.1. Product Selection Guide** 

Ordering Part Number	Flash Memory (kB)	RAM (kB)	External Memory Interface (EMIF)	Maximum Number of EMIF Address/Data Pins	Digital Port I/Os (Total)	Digital Port I/Os with High Drive Capability	Number of SARADC0 Channels	Number of SARADC1 Channels	Number of CAPSENSE0 Channels	Number of Comparator 0/1 Inputs (+/-)	Number of PMU Pin Wake Sources	JTAG Debugging Interface	ETM Debugging Interface	Serial Wire Debugging Interface	Lead-free (RoHS Compliant)	Package
SiM3C167-B-GM	256	32	<b>✓</b>	24	65	6	16	16	16	8/8	16	<b>✓</b>	<b>V</b>	<b>✓</b>	<b>√</b>	LGA-92
SiM3C167-B-GQ	256	32	<b>√</b>	24	65	6	16	16	16	8/8	16	<b>√</b>	<b>V</b>	<b>V</b>	<b>√</b>	TQFP-80
SiM3C166-B-GM	256	32	<b>√</b>	16	50	4	13	15	15	6/6	15	✓		<b>✓</b>	<b>√</b>	QFN-64
SiM3C166-B-GQ	256	32	<b>√</b>	16	50	4	13	15	15	6/6	15	<b>√</b>		<b>✓</b>	<b>√</b>	TQFP-64
SiM3C164-B-GM	256	32			28	4	7	11	12	3/3	10			<b>✓</b>	<b>✓</b>	QFN-40
SiM3C157-B-GM	128	32	<b>√</b>	24	65	6	16	16	16	8/8	16	✓	<b>V</b>	✓	<b>√</b>	LGA-92
SiM3C157-B-GQ	128	32	<b>√</b>	24	65	6	16	16	16	8/8	16	<b>√</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	TQFP-80
SiM3C156-B-GM	128	32	<b>✓</b>	16	50	4	13	15	15	6/6	15	<b>\</b>		✓	<b>✓</b>	QFN-64
SiM3C156-B-GQ	128	32	<b>√</b>	16	50	4	13	15	15	6/6	15	<b>√</b>		<b>✓</b>	<b>✓</b>	TQFP-64
SiM3C154-B-GM	128	32			28	4	7	11	12	3/3	10			<b>✓</b>	<b>√</b>	QFN-40
SiM3C146-B-GM	64	16	<b>✓</b>	16	50	4	13	15	15	6/6	15	<b>✓</b>		<b>✓</b>	<b>✓</b>	QFN-64
SiM3C146-B-GQ	64	16	✓	16	50	4	13	15	15	6/6	15	<b>✓</b>		<b>V</b>	✓	TQFP-64
SiM3C144-B-GM	64	16			28	4	7	11	12	3/3	10			<b>V</b>	✓	QFN-40
SiM3C136-B-GM	32	8	✓	16	50	4	13	15	15	6/6	15	<b>✓</b>		<b>V</b>	✓	QFN-64
SiM3C136-B-GQ	32	8	✓	16	50	4	13	15	15	6/6	15	<b>✓</b>		<b>V</b>	✓	TQFP-64
SiM3C134-B-GM	32	8			28	4	7	11	12	3/3	10			✓	<b>√</b>	QFN-40

## 6. Pin Definitions and Packaging Information

## 6.1. SiM3C1x7 Pin Definitions





Figure 6.1. SiM3C1x7-GQ Pinout





<sup>\*</sup>Noted pins are listed in the pinout table and 80-pin TQFP package figure with additional names. These alternate functions are also present on the 92-pin LGA package and are identical to those on the 80-pin TQFP package.

Figure 6.2. SiM3C1x7-GM Pinout



Table 6.1. Pin Definitions and alternate functions for SiM3C1x7 (Continued)

Pin Name	Туре	Pin Numbers TQFP-80	Pin Numbers LGA-92	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	<b>Analog or Additional</b> Functions
PB0.8	Standard I/O	64	A39	XBR0	<b>√</b>					ADC0.7 CS0.7 IVC0.1
PB0.9	Standard I/O	63	A38	XBR0	<b>V</b>					ADC0.8 RTC1
PB0.10	Standard I/O	62	A37	XBR0	<b>√</b>					RTC2
PB0.11	Standard I/O	61	D4	XBR0	<b>V</b>					ADC0.9 VREFGND
PB0.12	Standard I/O	60	A36	XBR0	<b>√</b>					ADC0.10 VREF
PB0.13	Standard I/O	59	A35	XBR0	<b>V</b>					IDAC0
PB0.14	Standard I/O	58	B27	XBR0	<b>✓</b>					IDAC1
PB0.15	Standard I/O	57	A34	XBR0	<b>√</b>					XTAL1
PB1.0	Standard I/O	56	A33	XBR0	<b>√</b>					XTAL2
PB1.1	Standard I/O	55	B25	XBR0	✓					ADC0.11
PB1.2/TRST	Standard I/O /JTAG	54	A32	XBR0	<b>√</b>					
PB1.3/TDO/ SWV	Standard I/O /JTAG/ Serial Wire Viewer	53	B24	XBR0	<b>✓</b>					ADC0.12 ADC1.12
PB1.4/TDI	Standard I/O /JTAG	52	A31	XBR0	✓					ADC0.13 ADC1.13
PB1.5/ETM0	Standard I/O /ETM	51	B23	XBR0	<b>√</b>					ADC0.14 ADC1.14
PB1.6/ETM1	Standard I/O /ETM	50	A30	XBR0	✓					ADC0.15 ADC1.15
PB1.7/ETM2	Standard I/O /ETM	48	B22	XBR0	<b>√</b>					ADC1.11 CS0.8
PB1.8/ETM3	Standard I/O /ETM	47	B21	XBR0	<b>√</b>					ADC1.10 CS0.9

Table 6.2. Pin Definitions and alternate functions for SiM3C1x6 (Continued)

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	External Memory Interface (m = muxed mode)	Port-Mapped Level Shifter	Output Toggle Logic	External Trigger Inputs	<b>Analog or Additional</b> Functions
PB0.7	Standard I/O	50	XBR0	<b>✓</b>					RTC2
PB0.8	Standard I/O	49	XBR0	✓					ADC0.9 VREFGND
PB0.9	Standard I/O	48	XBR0	<b>V</b>					ADC0.10 VREF
PB0.10	Standard I/O	47	XBR0	<b>V</b>					ADC1.6 IDAC0
PB0.11	Standard I/O	46	XBR0	✓					IDAC1
PB0.12	Standard I/O	45	XBR0	<b>V</b>					XTAL1
PB0.13	Standard I/O	44	XBR0	<b>✓</b>					XTAL2
PB0.14/TDO/ SWV	Standard I/O / JTAG / Serial Wire Viewer	43	XBR0	<b>V</b>					ADC0.12 ADC1.12
PB0.15/TDI	Standard I/O / JTAG	42	XBR0	<b>V</b>					ADC0.13 ADC1.13
PB1.0	Standard I/O	41	XBR0	<b>V</b>					ADC0.14 ADC1.14
PB1.1	Standard I/O	40	XBR0	<b>V</b>					ADC0.15 ADC1.15
PB1.2	Standard I/O	38	XBR0	<b>V</b>					ADC1.11 CS0.8
PB1.3	Standard I/O	37	XBR0	✓					ADC1.10 CS0.9
PB1.4	Standard I/O	34	XBR0	✓					ADC1.8
PB1.5	Standard I/O	33	XBR0	✓					ADC1.7
PB1.6	Standard I/O	32	XBR0	✓				ADC0T15 WAKE.0	ADC1.5 CS0.10
PB1.7	Standard I/O	31	XBR0	✓	AD15m/ A7			ADC1T15 WAKE.1	ADC1.4 CS0.11



Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)

Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	<b>Analog or Additional</b> Functions
PB0.8	Standard I/O	26	XBR0	<b>V</b>			ADC0.14 ADC1.14
PB0.9	Standard I/O	25	XBR0	/			ADC0.15 ADC1.15
PB0.10	Standard I/O	22	XBR0	✓		DMA0T1	ADC1.8
PB0.11	Standard I/O	21	XBR0	<b>V</b>		DMA0T0	ADC1.7
PB0.12	Standard I/O	20	XBR0	<b>V</b>		ADC0T15 WAKE.0	ADC1.5 CS0.10
PB0.13	Standard I/O	19	XBR0	<b>V</b>		ADC1T15 WAKE.1	ADC1.4 CS0.11
PB0.14	Standard I/O	18	XBR0	<b>V</b>		WAKE.2	ADC1.3 CS0.12
PB0.15	Standard I/O	17	XBR0	<b>V</b>		WAKE.3	ADC1.2 CS0.13
PB1.0	Standard I/O	16	XBR0	<b>V</b>		WAKE.4	ADC1.1 CS0.14
PB1.1	Standard I/O	15	XBR0	<b>V</b>		WAKE.5	ADC1.0 CS0.15 PMU_Asleep
PB1.2	Standard I/O	12	XBR0	<b>V</b>			CMP0N.0 CMP1N.0 RTC0TCLK_OUT
PB1.3	Standard I/O	11	XBR0	<b>V</b>			CMP0P.0 CMP1P.0
PB3.0	5 V Tolerant I/O	10	XBR1	<b>V</b>		DAC0T0 DAC1T0 LPT0T0 INT0.0 INT1.0 WAKE.12	CMP0P.1 CMP1P.1 EXREGSP



## 6.6. QFN-64 Package Specifications




Figure 6.10. QFN-64 Package Drawing

Table 6.8. QFN-64 Package Dimensions

Dimension	Min Nominal		Max			
Α	0.80	0.85	0.90			
A1	0.00	0.02	0.05			
b	0.18	0.25	0.30			
D	9.00 BSC					
D2	3.95 4.10 4.25					
е	0.50 BSC					
E	9.00 BSC					
E2	3.95 4.10 4.29					
L	0.30	0.40	0.50			
aaa		0.10				
bbb	0.10					
ccc	0.08					
ddd	0.10					
eee	0.05					

## Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This package outline conforms to JEDEC MO-220.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 6.6.1. QFN-64 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

## 6.6.2. QFN-64 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
- 4. A 3x3 array of 1.0 mm square openings on a 1.5 mm pitch should be used for the center ground pad.

## 6.6.3. QFN-64 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.




Table 6.10. TQFP-64 Package Dimensions (Continued)

Dimension	Min	Nominal	Max
aaa	_	_	0.20
bbb	_	_	0.20
ccc	_	_	0.08
ddd	_	_	0.08

## Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This package outline conforms to JEDEC MS-026, variant ACD.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.







loT Portfolio
www.silabs.com/loT



**SW/HW** <u>www.sila</u>bs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA