



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 80MHz   |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART, USB  |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 50  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 28x12b; D/A 2x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/sim3u146-b-gq">https://www.e-xfl.com/product-detail/silicon-labs/sim3u146-b-gq</a> |

## Table of Contents

|   |           |
|---|-----------|
| <b>1. Related Documents and Conventions .....</b>           | <b>4</b>  |
| 1.1. Related Documents .....                                | 4         |
| 1.1.1. SiM3U1xx/SiM3C1xx Reference Manual .....             | 4         |
| 1.1.2. Hardware Access Layer (HAL) API Description .....    | 4         |
| 1.1.3. ARM Cortex-M3 Reference Manual .....                 | 4         |
| 1.2. Conventions .....                                      | 4         |
| <b>2. Typical Connection Diagrams .....</b>                 | <b>5</b>  |
| 2.1. Power .....  | 5         |
| <b>3. Electrical Specifications .....</b>                   | <b>6</b>  |
| 3.1. Electrical Characteristics .....                       | 6         |
| 3.2. Thermal Conditions .....                               | 29        |
| 3.3. Absolute Maximum Ratings .....                         | 29        |
| <b>4. Precision32™ SiM3C1xx System Overview .....</b>       | <b>32</b> |
| 4.1. Power .....  | 34        |
| 4.1.1. LDO and Voltage Regulator (VREG0) .....              | 34        |
| 4.1.2. Voltage Supply Monitor (VMON0) .....                 | 34        |
| 4.1.3. External Regulator (EXTVREG0) .....                  | 34        |
| 4.1.4. Power Management Unit (PMU) .....                    | 34        |
| 4.1.5. Device Power Modes .....                             | 35        |
| 4.2. I/O .....  | 36        |
| 4.2.1. General Features .....                               | 36        |
| 4.2.2. High Drive Pins (PB4) .....                          | 36        |
| 4.2.3. 5 V Tolerant Pins (PB3) .....                        | 36        |
| 4.2.4. Crossbars .....                                      | 36        |
| 4.3. Clocking .....   | 37        |
| 4.3.1. PLL (PLL0) .....                                     | 38        |
| 4.3.2. Low Power Oscillator (LPOSC0) .....                  | 38        |
| 4.3.3. Low Frequency Oscillator (LFOSC0) .....              | 38        |
| 4.3.4. External Oscillators (EXTOSC0) .....                 | 38        |
| 4.4. Data Peripherals .....                                 | 39        |
| 4.4.1. 16-Channel DMA Controller .....                      | 39        |
| 4.4.2. 128/192/256-bit Hardware AES Encryption (AES0) ..... | 39        |
| 4.4.3. 16/32-bit CRC (CRC0) .....                           | 39        |
| 4.5. Counters/Timers and PWM .....                          | 40        |
| 4.5.1. Programmable Counter Array (EPCA0, PCA0, PCA1) ..... | 40        |
| 4.5.2. 32-bit Timer (TIMER0, TIMER1) .....                  | 40        |
| 4.5.3. Real-Time Clock (RTC0) .....                         | 41        |
| 4.5.4. Low Power Timer (LPTIMER0) .....                     | 41        |
| 4.5.5. Watchdog Timer (WDTIMER0) .....                      | 41        |
| 4.6. Communications Peripherals .....                       | 42        |
| 4.6.1. External Memory Interface (EMIF0) .....              | 42        |
| 4.6.2. USART (USART0, USART1) .....                         | 42        |
| 4.6.3. UART (UART0, UART1) .....                            | 42        |
| 4.6.4. SPI (SPI0, SPI1) .....                               | 43        |

Table 3.2. Power Consumption (Continued)

| Parameter   | Symbol        | Test Condition | Min | Typ | Max | Unit |
|---|---------------|----------------|-----|-----|-----|------|
| <b>Flash Current on VDD</b>   |               |                |     |     |     |      |
| Write Operation   | $I_{FLASH-W}$ |                | —   | —   | 8   | mA   |
| Erase Operation   | $I_{FLASH-E}$ |                | —   | —   | 15  | mA   |
| <b>Notes:</b> <ol style="list-style-type: none"> <li>1. Peripheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.</li> <li>2. Currents are additive. For example, where <math>I_{DD}</math> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.</li> <li>3. Includes all peripherals that cannot have clocks gated in the Clock Control module.</li> <li>4. Includes supply current from internal regulator and PLL0OSC (&gt;20 MHz) or LPOSC0 (&lt;=20 MHz).</li> <li>5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.</li> <li>6. RAM execution numbers use 0 wait states for all frequencies.</li> <li>7. IDAC output current and IVC input current not included.</li> <li>8. Bias current only. Does not include dynamic current from oscillator running at speed.</li> </ol> |               |                |     |     |     |      |

Table 3.3. Power Mode Wake Up Times

| Parameter                   | Symbol      | Test Condition | Min | Typ | Max | Unit    |
|-----------------------------|-------------|----------------|-----|-----|-----|---------|
| Power Mode 2 Wake Time      | $t_{PM2}$   |                | 4   | —   | 5   | clocks  |
| Power Mode 3 Fast Wake Time | $t_{PM3FW}$ |                | —   | 425 | —   | $\mu$ s |
| Power Mode 9 Wake Time      | $t_{PM9}$   |                | —   | 12  | —   | $\mu$ s |

**Table 3.4. Reset and Supply Monitor**

| Parameter   | Symbol             | Test Condition  | Min  | Typ  | Max  | Unit |
|---|--------------------|---|------|------|------|------|
| V <sub>DD</sub> High Supply Monitor Threshold (VDDHITEN = 1)      | V <sub>VDDMH</sub> | Early Warning   | 2.10 | 2.20 | 2.30 | V    |
|   |                    | Reset   | 1.95 | 2.05 | 2.1  | V    |
| V <sub>DD</sub> Low Supply Monitor Threshold (VDDHITEN = 0)       | V <sub>VDDML</sub> | Early Warning   | 1.81 | 1.85 | 1.88 | V    |
|   |                    | Reset   | 1.70 | 1.74 | 1.77 | V    |
| V <sub>REGIN</sub> Supply Monitor Threshold                       | V <sub>VREGM</sub> | Early Warning   | 4.2  | 4.4  | 4.6  | V    |
| Power-On Reset (POR) Threshold                                    | V <sub>POR</sub>   | Rising Voltage on V <sub>DD</sub>                       | —    | 1.4  | —    | V    |
|   |                    | Falling Voltage on V <sub>DD</sub>                      | 0.8  | 1    | 1.3  | V    |
| V <sub>DD</sub> Ramp Time   | t <sub>RMP</sub>   | Time to V <sub>DD</sub> ≥ 1.8 V                         | 10   | —    | 3000 | μs   |
| Reset Delay from POR  | t <sub>POR</sub>   | Relative to V <sub>DD</sub> ≥ V <sub>POR</sub>          | 3    | —    | 100  | ms   |
| Reset Delay from non-POR source                                   | t <sub>RST</sub>   | Time between release of reset source and code execution | —    | 10   | —    | μs   |
| RESET Low Time to Generate Reset                                  | t <sub>RSTL</sub>  |   | 50   | —    | —    | ns   |
| Missing Clock Detector Response Time (final rising edge to reset) | t <sub>MCD</sub>   | F <sub>AHB</sub> > 1 MHz                                | —    | 0.4  | 1    | ms   |
| Missing Clock Detector Trigger Frequency                          | F <sub>MCD</sub>   |   | —    | 7.5  | 13   | kHz  |
| V <sub>DD</sub> Supply Monitor Turn-On Time                       | t <sub>MON</sub>   |   | —    | 2    | —    | μs   |

**Table 3.8. Internal Oscillators (Continued)**

| Parameter  | Symbol        | Test Condition  | Min   | Typ  | Max   | Unit   |
|--|---------------|---|-------|------|-------|--------|
| <b>Low Power Oscillator (LPOSC0)</b>                   |               |   |       |      |       |        |
| Oscillator Frequency                                   | $f_{LPOSC}$   | Full Temperature and Supply Range                               | 19    | 20   | 21    | MHz    |
|  |               | $T_A = 25\text{ }^{\circ}\text{C}$ ,<br>$V_{DD} = 3.3\text{ V}$ | 19.5  | 20   | 20.5  | MHz    |
| Divided Oscillator Frequency                           | $f_{LPOSCD}$  | Full Temperature and Supply Range                               | 2.375 | 2.5  | 2.625 | MHz    |
| Power Supply Sensitivity                               | $PSS_{LPOSC}$ | $T_A = 25\text{ }^{\circ}\text{C}$                              | —     | 0.5  | —     | %/V    |
| Temperature Sensitivity                                | $TS_{LPOSC}$  | $V_{DD} = 3.3\text{ V}$   | —     | 55   | —     | ppm/°C |
| <b>Low Frequency Oscillator (LFOSC0)</b>               |               |   |       |      |       |        |
| Oscillator Frequency                                   | $f_{LFOSC}$   | Full Temperature and Supply Range                               | 13.4  | 16.4 | 19.7  | kHz    |
|  |               | $T_A = 25\text{ }^{\circ}\text{C}$ ,<br>$V_{DD} = 3.3\text{ V}$ | 15.8  | 16.4 | 17.3  | kHz    |
| Power Supply Sensitivity                               | $PSS_{LFOSC}$ | $T_A = 25\text{ }^{\circ}\text{C}$                              | —     | 2.4  | —     | %/V    |
| Temperature Sensitivity                                | $TS_{LFOSC}$  | $V_{DD} = 3.3\text{ V}$   | —     | 0.2  | —     | %/°C   |
| <b>RTC0 Oscillator (RTC0OSC)</b>                       |               |   |       |      |       |        |
| Missing Clock Detector Trigger Frequency               | $f_{RTCMCD}$  |   | —     | 8    | 15    | kHz    |
| RTC Robust Duty Cycle Range                            | $DC_{RTC}$    |   | 25    | —    | 55    | %      |
| <b>*Note:</b> PLL0OSC in free-running oscillator mode. |               |   |       |      |       |        |

**Table 3.9. External Oscillator**

| Parameter  | Symbol      | Test Condition | Min  | Typ | Max | Unit |
|--|-------------|----------------|------|-----|-----|------|
| External Input CMOS Clock Frequency*                     | $f_{CMOS}$  |                | 0    | —   | 50  | MHz  |
| External Input CMOS Clock High Time                      | $t_{CMOSH}$ |                | 9    | —   | —   | ns   |
| External Input CMOS Clock Low Time                       | $t_{CMOSL}$ |                | 9    | —   | —   | ns   |
| External Crystal Clock Frequency                         | $f_{XTAL}$  |                | 0.01 | —   | 30  | MHz  |
| <b>*Note:</b> Minimum of 10 kHz during debug operations. |             |                |      |     |     |      |

Table 3.10. SAR ADC

| Parameter  | Symbol              | Test Condition  | Min   | Typ  | Max                | Unit  |
|--|---------------------|---|-------|------|--------------------|-------|
| Resolution   | N <sub>bits</sub>   | 12 Bit Mode   | 12    |      |                    | Bits  |
|  |                     | 10 Bit Mode   | 10    |      |                    | Bits  |
| Supply Voltage Requirements (VDD)  | V <sub>ADC</sub>    | High Speed Mode   | 2.2   | —    | 3.6                | V     |
|  |                     | Low Power Mode  | 1.8   | —    | 3.6                | V     |
| Throughput Rate (High Speed Mode)  | f <sub>S</sub>      | 12 Bit Mode   | —     | —    | 250                | ksps  |
|  |                     | 10 Bit Mode   | —     | —    | 1                  | Msp/s |
| Throughput Rate (Low Power Mode)   | f <sub>S</sub>      | 12 Bit Mode   | —     | —    | 62.5               | ksps  |
|  |                     | 10 Bit Mode   | —     | —    | 250                | ksps  |
| Tracking Time  | t <sub>TRK</sub>    | High Speed Mode   | 230   | —    | —                  | ns    |
|  |                     | Low Power Mode  | 450   | —    | —                  | ns    |
| SAR Clock Frequency  | f <sub>SAR</sub>    | High Speed Mode   | —     | —    | 16.24              | MHz   |
|  |                     | Low Power Mode  | —     | —    | 4                  | MHz   |
| Conversion Time  | t <sub>CNV</sub>    | 10-Bit Conversion,<br>SAR Clock = 16 MHz,<br>APB Clock = 40 MHz | 762.5 |      |                    | ns    |
| Sample/Hold Capacitor  | C <sub>SAR</sub>    | Gain = 1  | —     | 5    | —                  | pF    |
|  |                     | Gain = 0.5  | —     | 2.5  | —                  | pF    |
| Input Pin Capacitance  | C <sub>IN</sub>     | High Quality Inputs   | —     | 18   | —                  | pF    |
|  |                     | Normal Inputs   | —     | 20   | —                  | pF    |
| Input Mux Impedance  | R <sub>MUX</sub>    | High Quality Inputs   | —     | 300  | —                  | Ω     |
|  |                     | Normal Inputs   | —     | 550  | —                  | Ω     |
| Voltage Reference Range  | V <sub>REF</sub>    |   | 1     | —    | V <sub>DD</sub>    | V     |
| Input Voltage Range <sup>1</sup>   | V <sub>IN</sub>     | Gain = 1  | 0     | —    | V <sub>REF</sub>   | V     |
|  |                     | Gain = 0.5  | 0     | —    | 2xV <sub>REF</sub> | V     |
| Power Supply Rejection Ratio   | PSRR <sub>ADC</sub> |   | —     | 70   | —                  | dB    |
| DC Performance   |                     |   |       |      |                    |       |
| Integral Nonlinearity  | INL                 | 12 Bit Mode <sup>2</sup>  | —     | ±1   | ±1.9               | LSB   |
|  |                     | 10 Bit Mode   | —     | ±0.2 | ±0.5               | LSB   |
| Notes:   |                     |   |       |      |                    |       |
| 1. Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.                |                     |   |       |      |                    |       |
| 2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.     |                     |   |       |      |                    |       |
| 3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code. |                     |   |       |      |                    |       |

Table 3.11. IDAC

| Parameter  | Symbol                  | Test Condition           | Min  | Typ       | Max                   | Unit                    |
|--|-------------------------|--------------------------|------|-----------|-----------------------|-------------------------|
| <b>Static Performance</b>                        |                         |                          |      |           |                       |                         |
| Resolution                                       | $N_{\text{bits}}$       |                          | 10   |           |                       | Bits                    |
| Integral Nonlinearity                            | INL                     |                          | —    | $\pm 0.5$ | $\pm 2$               | LSB                     |
| Differential Nonlinearity (Guaranteed Monotonic) | DNL                     |                          | —    | $\pm 0.5$ | $\pm 1$               | LSB                     |
| Output Compliance Range                          | $V_{\text{OCR}}$        |                          | —    | —         | $V_{\text{DD}} - 1.0$ | V                       |
| Full Scale Output Current                        | $I_{\text{OUT}}$        | 2 mA Range               | 2.0  | 2.046     | 2.10                  | mA                      |
|  |                         | 1 mA Range               | 0.99 | 1.023     | 1.05                  | mA                      |
|  |                         | 0.5 mA Range             | 493  | 511.5     | 525                   | $\mu\text{A}$           |
| Offset Error                                     | $E_{\text{OFF}}$        |                          | —    | 250       | —                     | nA                      |
| Full Scale Error Tempco                          | $\text{TC}_{\text{FS}}$ | 2 mA Range               | —    | 100       | —                     | ppm/ $^{\circ}\text{C}$ |
| VDD Power Supply Rejection Ratio                 |                         | 2 mA Range               | —    | -220      | —                     | ppm/V                   |
| Test Load Impedance (to $V_{\text{SS}}$ )        | $R_{\text{TEST}}$       |                          | —    | 1         | —                     | $\text{k}\Omega$        |
| <b>Dynamic Performance</b>                       |                         |                          |      |           |                       |                         |
| Output Settling Time to 1/2 LSB                  |                         | min output to max output | —    | 1.2       | —                     | $\mu\text{s}$           |
| Startup Time                                     |                         |                          | —    | 3         | —                     | $\mu\text{s}$           |

## 4. Precision32™ SiM3C1xx System Overview

The SiM3C1xx Precision32™ devices are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below. Refer to Table 5.1 for specific product feature selection and part ordering numbers.

- **Core:**
  - 32-bit ARM Cortex-M3 CPU.
  - 80 MHz maximum operating frequency.
  - Branch target cache and prefetch buffers to minimize wait states.
- **Memory:** 32–256 kB Flash; in-system programmable, 8–32 kB SRAM (including 4 kB retention SRAM, which preserves state in PM9 mode).
- **Power:**
  - Low drop-out (LDO) regulator for CPU core voltage.
  - Power-on reset circuit and brownout detectors.
  - 3.3 V output LDO for direct power from 5 V supplies.
  - External transistor regulator.
  - Power Management Unit (PMU).
- **I/O: Up to 65 total multifunction I/O pins:**
  - Up to six programmable high-power capable (5–300 mA with programmable current limiting, 1.8–5 V).
  - Up to twelve 5 V tolerant general purpose pins.
  - Two flexible peripheral crossbars for peripheral routing.
- **Clock Sources:**
  - Internal oscillator with PLL: 23–80 MHz with  $\pm 1.5\%$  accuracy in free-running mode.
  - Low-power internal oscillator: 20 MHz and 2.5 MHz modes.
  - Low-frequency internal oscillator: 16.4 kHz.
  - External RTC crystal oscillator: 32.768 kHz.
  - External oscillator: Crystal, RC, C, CMOS clock modes.
  - Programmable clock divider allows any oscillator source to be divided by binary factor from 1-128.
- **Data Peripherals:**
  - 16-Channel DMA Controller.
  - 128/192/256-bit Hardware AES Encryption.
  - 16/32-bit CRC.
- **Timers/Counters and PWM:**
  - 6-channel Enhanced Programmable Counter Array (EPCAn) supporting advanced PWM and capture/compare.
  - 2 x 2-channel Standard Programmable Counter Array (PCAn) supporting PWM and capture/compare.
  - 2 x 32-bit Timers - can be split into 4 x 16-bit Timers, support PWM and capture/compare.
  - Real Time Clock (RTCn).
  - Low Power Timer.
  - Watchdog Timer.
- **Communications Peripherals:**
  - External Memory Interface.
  - 2 x USARTs and 2 x UARTs with IrDA and ISO7816 SmartCard support.
  - 3 x SPIs.
  - 2 x I2C.
  - I<sup>2</sup>S (receive and transmit).
- **Analog:**
  - 2 x 12-Bit Analog-to-Digital Converters (SARADC).
  - 2 x 10-Bit Digital-to-Analog Converter (IDAC).
  - 16-Channel Capacitance-to-Digital Converter (CAPSENSE).
  - 2 x Low-Current Comparators (CMP).
  - 1 x Current-to-Voltage Converter (IVC) module with two channels.
- **On-Chip Debugging**

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the SiM3C1xx devices are truly standalone system-on-a-chip solutions. The Flash memory is reprogrammable in-circuit, providing non-



## 4.1. Power

### 4.1.1. LDO and Voltage Regulator (VREG0)

The SiM3C1xx devices include two internal regulators: the core LDO Regulator and the Voltage Regulator (VREG0).

The LDO Regulator converts a 1.8–3.6 V supply to the core operating voltage of 1.8 V. This LDO consumes little power and provides flexibility in choosing a power supply for the system.

The Voltage Regulator regulates from 5.5 to 2.7 V and can serve as an input to the LDO. This allows the device to be powered from up to a 5.5 V supply without any external components other than bypass capacitors.

### 4.1.2. Voltage Supply Monitor (VMON0)

The SiM3C1xx devices include a voltage supply monitor which allows devices to function in known, safe operating condition without the need for external hardware. The supply monitor includes additional circuitry that can monitor the main supply voltage and the VREGIN input voltage divided by 4 ( $VREGIN / 4$ ).

The supply monitor module includes the following features:

- Main supply “VDD Low” (VDD below the early warning threshold) notification.
- Holds the device in reset if the main VDD supply drops below the VDD Reset threshold.
- VREGIN divided by 4 ( $VREGIN / 4$ ) supply “VREGIN Low” notification.

### 4.1.3. External Regulator (EXTVREG0)

The External Regulator provides all the circuitry needed for a high-power regulator except the power transistor (NPN or PNP) and current sensing resistor (if current limiting is enabled).

The External Regulator module has the following features:

- Interfaces with either an NPN or PNP external transistor that serves as the pass device for the high current regulator.
- Automatic current limiting.
- Automatic foldback limiting.
- Sources up to 1 A for use by external circuitry.
- Variable output voltage from 1.8–3.6 V in 100 mV steps.

### 4.1.4. Power Management Unit (PMU)

The Power Management Unit on the SiM3C1xx manages the power systems of the device. On power-up, the PMU ensures the core voltages are a proper value before core instruction execution begins. It also recognizes and manages the various wake sources for low-power modes of the device.

The PMU module includes the following features:

- Up to 16 pin wake inputs can wake the device from Power Mode 9.
- The Low Power Timer, RTC0 (alarms and oscillator fail), Comparator 0, and the  $\overline{RESET}$  pin can also serve as wake sources for Power Mode 9.
- All PM9 wake sources (except for the  $\overline{RESET}$  pin) can also reset the Low Power Timer or RTC0 modules.
- Disables the level shifters to pins and peripherals to further reduce power usage in PM9. These level shifters must be re-enabled by firmware after exiting PM9.
- Provides a PMU\_Asleep signal to a pin as an indicator that the device is in PM9.

## 4.2. I/O

### 4.2.1. General Features

The SiM3C1xx ports have the following features:

- Push-pull or open-drain output modes and analog or digital modes.
- Option for high or low output drive strength.
- Port Match allows the device to recognize a change on a port pin value.
- Internal pull-up resistors are enabled or disabled on a port-by-port basis.
- Two external interrupts with up to 16 inputs provide monitoring capability for external signals.
- Internal Pulse Generator Timer (PB2 only) to generate simple square waves.
- A subset of pins can also serve as inputs to the Port Mapped Level Shifters available on the High Drive Pins.

### 4.2.2. High Drive Pins (PB4)

The High Drive pins have the following additional features:

- Programmable safe state: high, low, or high impedance.
- Programmable drive strength and slew rates.
- Programmable hardware current limiting.
- Powered from a separate source (VIOHD, which can be up to 6 V) from the rest of the device.
- Supports various functions, including GPIO, UART1 pins, EPCA0 pins, or Port Mapped Level Shifting.

### 4.2.3. 5 V Tolerant Pins (PB3)

The 5 V tolerant pins can be connected to external circuitry operating at voltages above the device supply without needing extra components to shift the voltage level.

### 4.2.4. Crossbars

The SiM3C1xx devices have two Crossbars with the following features:

- Flexible peripheral assignment to port pins.
- Pins can be individually skipped to move peripherals as needed for design or layout considerations.

The Crossbars have a fixed priority for each I/O function and assign these functions to the port pins. When a digital resource is selected, the least-significant unassigned port pin is assigned to that resource. If a port pin is assigned, the Crossbars skip that pin when assigning the next selected resource. Additionally, the Crossbars will skip port pins whose associated bits in the PBSKIPEN registers are set. This provides some flexibility when designing a system: pins involved with sensitive analog measurements can be moved away from digital I/O and peripherals can be moved around the chip as needed to ease layout constraints.

## 4.5. Counters/Timers and PWM

### 4.5.1. Programmable Counter Array (EPCA0, PCA0, PCA1)

The SiM3C1xx devices include two types of PCA module: Enhanced and Standard.

The Enhanced Programmable Counter Array (EPCA0) and Standard Programmable Counter Array (PCA0, PCA1) modules are timer/counter systems allowing for complex timing or waveform generation. Multiple modules run from the same main counter, allowing for synchronous output waveforms.

The Enhanced PCA module is multi-purpose, but is optimized for motor control applications. The EPCA module includes the following features:

- Three sets of channel pairs (six channels total) capable of generating complementary waveforms.
- Center- and edge-aligned waveform generation.
- Programmable dead times that ensure channel pairs are never both active at the same time.
- Programmable clock divisor and multiple options for clock source selection.
- Waveform update scheduling.
- Option to function while the core is inactive.
- Multiple synchronization triggers and outputs.
- Pulse-Width Modulation (PWM) waveform generation.
- High-speed square wave generation.
- Input capture mode.
- DMA capability for both input capture and waveform generation.
- PWM generation halt input.

The Standard PCA module (PCA) includes the following features:

- Two independent channels.
- Center- and edge-aligned waveform generation.
- Programmable clock divisor and multiple options for clock source selection.
- Pulse-Width Modulation waveform generation.

### 4.5.2. 32-bit Timer (TIMER0, TIMER1)

Each timer module is independent, and includes the following features:

- Operation as a single 32-bit or two independent 16-bit timers.
- Clocking options include the APB clock, the APB clock scaled using an 8-bit prescaler, the external oscillator, or falling edges on an external input pin (synchronized to the APB clock).
- Auto-reload functionality in both 32-bit and 16-bit modes.
- Up/Down count capability, controlled by an external input pin.
- Rising and falling edge capture modes.
- Low or high pulse capture modes.
- Duty cycle capture mode.
- Square wave output mode, which is capable of toggling an external pin at a given rate with 50% duty cycle.
- 32- or 16-bit pulse-width modulation mode.

## 4.6. Communications Peripherals

### 4.6.1. External Memory Interface (EMIF0)

The External Memory Interface (EMIF0) allows external parallel asynchronous devices, like SRAMs and LCD controllers, to appear as part of the system memory map. The EMIF0 module includes the following features:

- Provides a memory mapped view of multiple external devices.
- Support for byte, half-word and word accesses regardless of external device data-width.
- Error indicator for certain invalid transfers.
- Minimum external timing allows for 3 clocks per write or 4 clocks per read.
- Output bus can be shared between non-muxed and muxed devices.
- Available extended address output allows for up to 24-bit address with 8-bit parallel devices.
- Support for 8-bit and 16-bit (muxed-mode only) devices with up to two chip-select signals.
- Support for internally muxed devices with dynamic address shifting.
- Fully programmable control signal waveforms.

### 4.6.2. USART (USART0, USART1)

The USART uses two signals (TX and RX) and a predetermined fixed baud rate to communicate with a single device. In addition to these signals, the USART0 module can optionally use a clock (UCLK) or hardware handshaking (RTS and CTS).

The USART module provides the following features:

- Independent transmitter and receiver configurations with separate 16-bit baud rate generators.
- Synchronous or asynchronous transmissions and receptions.
- Clock master or slave operation with programmable polarity and edge controls.
- Up to 5 Mbaud (synchronous or asynchronous, TX or RX, and master or slave) or 1 Mbaud Smartcard (TX or RX).
- Individual enables for generated clocks during start, stop, and idle states.
- Internal transmit and receive FIFOs with flush capability and support for byte, half-word, and word reads and writes.
- Data bit lengths from 5 to 9 bits.
- Programmable inter-packet transmit delays.
- Auto-baud detection with support for the LIN SYNC byte.
- Automatic parity generation (with enable).
- Automatic start and stop generation (with separate enables).
- Transmit and receive hardware flow-control.
- Independent inversion correction for TX, RX, RTS, and CTS signals.
- IrDA modulation and demodulation with programmable pulse widths.
- Smartcard ACK/NACK support.
- Parity error, frame error, overrun, and underrun detection.
- Multi-master and half-duplex support.
- Multiple loop-back modes supported.
- Multi-processor communications support.


### 4.6.3. UART (UART0, UART1)

The USART uses two signals (TX and RX) and a predetermined fixed baud rate to communicate with a single device.

The UART module provides the following features:

- Independent transmitter and receiver configurations with separate 16-bit baud-rate generators.
- Asynchronous transmissions and receptions.
- Up to 5 Mbaud (TX or RX) or 1 Mbaud Smartcard (TX or RX).

## 5. Ordering Information




**Figure 5.1. SiM3C1xx Part Numbering**

All devices in the SiM3C1xx family have the following features:

- **Core:** ARM Cortex-M3 with maximum operating frequency of 80 MHz.
- **Flash Program Memory:** 32-256 kB, in-system programmable.
- **RAM:** 8–32 kB SRAM, with 4 kB retention SRAM
- **I/O:** Up to 65 multifunction I/O pins, including high-drive and 5 V-tolerant pins.
- **Clock Sources:** Internal and external oscillator options.
- **16-Channel DMA Controller.**
- **128/192/256-bit AES.**
- **16/32-bit CRC.**
- **Timers:** 2 x 32-bit (4 x 16-bit).
- **Real-Time Clock.**
- **Low-Power Timer.**
- **PCA:** 1 x 6 channels (Enhanced), 2 x 2 channels (Standard). PWM, capture, and clock generation capabilities.
- **ADC:** 2 x 12-bit 250 ksps (10-bit 1 Msps) SAR.
- **DAC:** 2 x 10-bit IDAC.
- **Temperature Sensor.**
- **Internal VREF.**
- **16-channel Capacitive Sensing (CAPSENSE).**
- **Comparator:** 2 x low current.
- **Current to Voltage Converter (IVC).**
- **Serial Buses:** 2 x USART, 2 x UART, 3 x SPI, 2 x I2C, 1 x I<sup>2</sup>S.


The inclusion of some features varies across different members of the device family. The differences are detailed in Table 5.1.



\*Noted pins are listed in the pinout table and 80-pin TQFP package figure with additional names. These alternate functions are also present on the 92-pin LGA package and are identical to those on the 80-pin TQFP package.

**Figure 6.2. SiM3C1x7-GM Pinout**

## 6.4. LGA-92 Package Specifications



**Figure 6.6. LGA-92 Package Drawing**

**Table 6.4. LGA-92 Package Dimensions**

| Dimension  | Min      | Nominal | Max  |
|--|----------|---------|------|
| A  | 0.74     | 0.84    | 0.94 |
| b  | 0.25     | 0.30    | 0.35 |
| c  | 3.15     | 3.20    | 3.25 |
| D  | 7.00 BSC |         |      |
| D1   | 6.50 BSC |         |      |
| D2   | 4.00 BSC |         |      |
| e  | 0.50 BSC |         |      |
| E  | 7.00 BSC |         |      |
| E1   | 6.50 BSC |         |      |
| E2   | 4.00 BSC |         |      |
| aaa  | —        | —       | 0.10 |
| bbb  | —        | —       | 0.10 |
| ccc  | —        | —       | 0.08 |
| ddd  | —        | —       | 0.10 |
| eee  | —        | —       | 0.10 |
| <b>Notes:</b>  |          |         |      |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted.                                    |          |         |      |
| 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.  |          |         |      |
| 3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. |          |         |      |




Figure 6.7. LGA-92 Landing Diagram


Table 6.5. LGA-92 Landing Diagram Dimensions

| Dimension | Typical | Max  |
|-----------|---------|------|
| C1        | 6.50    | —    |
| C2        | 6.50    | —    |
| e         | 0.50    | —    |
| f         | —       | 0.35 |
| P1        | —       | 3.20 |
| P2        | —       | 3.20 |

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.
3. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
4. This land pattern design is based on the IPC-7351 guidelines.





**Figure 6.9. TQFP-80 Landing Diagram**

**Table 6.7. TQFP-80 Landing Diagram Dimensions**

| Dimension   | Min      | Max   |
|---|----------|-------|
| <b>C1</b>   | 13.30    | 13.40 |
| <b>C2</b>   | 13.30    | 13.40 |
| <b>E</b>  | 0.50 BSC |       |
| <b>X</b>  | 0.20     | 0.30  |
| <b>Y</b>  | 1.40     | 1.50  |
| <b>Notes:</b>   |          |       |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted. |          |       |
| 2. This land pattern design is based on the IPC-7351 guidelines.        |          |       |

## 6.6. QFN-64 Package Specifications




Figure 6.10. QFN-64 Package Drawing

Table 6.8. QFN-64 Package Dimensions

| Dimension | Min      | Nominal | Max  |
|-----------|----------|---------|------|
| A         | 0.80     | 0.85    | 0.90 |
| A1        | 0.00     | 0.02    | 0.05 |
| b         | 0.18     | 0.25    | 0.30 |
| D         | 9.00 BSC |         |      |
| D2        | 3.95     | 4.10    | 4.25 |
| e         | 0.50 BSC |         |      |
| E         | 9.00 BSC |         |      |
| E2        | 3.95     | 4.10    | 4.25 |
| L         | 0.30     | 0.40    | 0.50 |
| aaa       | 0.10     |         |      |
| bbb       | 0.10     |         |      |
| ccc       | 0.08     |         |      |
| ddd       | 0.10     |         |      |
| eee       | 0.05     |         |      |

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This package outline conforms to JEDEC MO-220.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

**Table 6.10. TQFP-64 Package Dimensions (Continued)**

| Dimension   | Min | Nominal | Max  |
|---|-----|---------|------|
| <b>aaa</b>  | —   | —       | 0.20 |
| <b>bbb</b>  | —   | —       | 0.20 |
| <b>ccc</b>  | —   | —       | 0.08 |
| <b>ddd</b>  | —   | —       | 0.08 |
| <b>Notes:</b> <ol style="list-style-type: none"><li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li><li>2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.</li><li>3. This package outline conforms to JEDEC MS-026, variant ACD.</li><li>4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.</li></ol> |     |         |      |

## 7. Revision Specific Behavior

This chapter details any known differences from behavior as stated in the device datasheet and reference manual. All known errata for the current silicon revision are rolled into this section at the time of publication. Any errata found after publication of this document will initially be detailed in a separate errata document until this datasheet is revised.

### 7.1. Revision Identification

The Lot ID Code on the top side of the device package can be used for decoding device revision information. Figures 7.1, 7.2, 7.3, and 7.4 show how to find the Lot ID Code on the top side of the device package.

In addition, firmware can determine the revision of the device by checking the DEVICEID registers.




Figure 7.1. LGA-92 SiM3C1x7 Revision Information




Figure 7.2. TQFP-80 SiM3C1x7 Revision Information

## DOCUMENT CHANGE LIST

### Revision 0.8 to Revision 1.0

- Added block diagram to front page; updated feature bullet lists.
- Electrical Specifications Tables Additions:
  - Voltage Regulator Current Sense Supply Current, Typ = 3  $\mu$ A (Table 3.2)
  - Power Mode 2 Wake Time, Min = 4 clocks, Max = 5 clocks (Table 3.3)
  - External Crystal Clock Frequency, Min = 0.01 MHz, Max = 30 MHz (Table 3.9)
  - Added /RESET pin characteristics (Table 3.17)
- Electrical Specifications Tables Removals:
  - Power Mode 3 Wake Time (Table 3.3)
- Electrical Specifications Tables Corrections/Adjustments:
  - IVC Supply Current, Max = 2.5  $\mu$ A (Table 3.2)
  - VREG0 Output Voltage Normal Mode, Min = 3.15 V (Table 3.5)
  - VREG0 Output Voltage Suspend Mode, Min = 3.15 V (Table 3.5)
  - External Regulator Internal Pull-Down, Typ = 5 k $\Omega$  (Table 3.6)
  - External Regulator Internal Pull-Up, Typ = 10 k $\Omega$  (Table 3.6)
  - Flash Memory Endurance, Typ = 100k write/erase cycles (Table 3.7)
  - Flash Memory Retention, Min = 10 Years, Typ = 100 Years (Table 3.7)
  - Low Power Oscillator Frequency, Min = 19.5 MHz, Max = 20.5 MHz (Table 3.8)
  - SAR Dynamic Performance : consolidated all specs. (Table 3.10)
  - IDAC Full Scale Output Current 1 mA Range, Min = 0.99 mA (Table 3.11)
  - IDAC Full Scale Output Current 0.5 mA Range, Min = 493  $\mu$ A (Table 3.11)
  - IVC Slope @ 1 mA, Min = 1.55 V/mA, Max = 1.75 V/mA (Table 3.13)
  - IVC Slope @ 2 mA, Min = 795 mV/mA, Max = 860 mV/mA (Table 3.13)
  - IVC Slope @ 3 mA, Min = 525 mV/mA, Max = 570 mV/mA (Table 3.13)
  - IVC Slope @ 4 mA, Min = 390 mV/mA, Max = 430 mV/mA (Table 3.13)
  - IVC Slope @ 5 mA, Min = 315 mV/mA (Table 3.13)
  - IVC Slope @ 6 mA, Min = 260 mV/mA (Table 3.13)
  - Temperature Sensor Slope Error, Type =  $\pm 120$   $\mu$ V/C (Table 3.15)
  - Comparator Input Offset Voltage, Min = -10 mV, Max = 10 mV (Table 3.16)
- "4. Precision32™ SiM3C1xx System Overview" :
  - Updated Power Modes discussion.
  - Refined and updated feature bullet lists.
- Updated and clarified RTC timer clock output. The RTC output is now referred to as "RTC0TCLK".
- "6. Pin Definitions and Packaging Information" : Renamed RTC0OSC\_OUT function to RTC0TCLK\_OUT for consistency.
- "7. Revision Specific Behavior" : Updated revision identification drawings to better match physical appearance of packages.