

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3u156-b-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Related Documents and Conventions

1.1. Related Documents

This data sheet accompanies several documents to provide the complete description of the SiM3C1xx device family.

1.1.1. SiM3U1xx/SiM3C1xx Reference Manual

The Silicon Laboratories SiM3U1xx/SiM3C1xx Reference Manual provides detailed functional descriptions for the SiM3C1xx devices.

1.1.2. Hardware Access Layer (HAL) API Description

The Silicon Laboratories Hardware Access Layer (HAL) API provides C-language functions to modify and read each bit in the SiM3C1xx devices. This description can be found in the SiM3xxxx HAL API Reference Manual.

1.1.3. ARM Cortex-M3 Reference Manual

The ARM-specific features like the Nested Vector Interrupt Controller are described in the ARM Cortex-M3 reference documentation. The online reference manual can be found here: http://infocenter.arm.com/help/topic/com.arm.doc.subset.cortexm.m3/index.html#cortexm3.

1.2. Conventions

The block diagrams in this document use the following formatting conventions:



Figure 1.1. Block Diagram Conventions



2. Typical Connection Diagrams

This section provides typical connection diagrams for SiM3C1xx devices.

2.1. Power

Figure 2.1 shows a typical connection diagram for the power pins of the SiM3C1xx devices when the internal regulator is in use.



Figure 2.1. Connection Diagram with Voltage Regulator Used

Figure 2.2 shows a typical connection diagram for the power pins of the SiM3C1xx devices when the internal regulator is not used.



Figure 2.2. Connection Diagram with Voltage Regulator Not Used



3. Electrical Specifications

3.1. Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 3.1, unless stated otherwise.

 Table 3.1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V _{DD}		1.8		3.6	V
Operating Supply Voltage on VREGIN	V _{REGIN}	EXTVREG0 Not Used	4		5.5	V
		EXTVREG0 Used	3.0	_	3.6	V
Operating Supply Voltage on VIO	V _{IO}		1.8		V _{DD}	V
Operating Supply Voltage on VIOHD	V _{IOHD}	HV Mode (default)	2.7		6.0	V
		LV Mode	1.8		3.6	V
Voltage on I/O pins, Port Bank 0, 1 and 2 I/O	V _{IN}		V _{SS}		V _{IO}	V
Volta <u>ge on I</u> /O pins, Port Bank 3 I/O and RESET	V _{IN}	SiM3C1x7 PB3.0–PB3.7 and RESET	V _{SS}		V _{IO} +2.0	V
		SiM3C1x7 PB3.8 - PB3.11	V _{SS}	_	Lowest of V _{IO} +2.0 or V _{REGIN}	V
		SiM3C1x6 PB3.0–PB3.5 and RESET	V _{SS}		V _{IO} +2.0	V
		SiM3C1x6 PB3.6–PB3.9	V _{SS}	_	Lowest of V _{IO} +2.0 or V _{REGIN}	V
		SiM3C1x4 RESET	V _{SS}		V _{IO} +2.0	V
		SiM3C1x4 PB3.0–PB3.3	V _{SS}	_	Lowest of V _{IO} +2.0 or V _{REGIN}	V
Voltage on I/O pins, Port Bank 4 I/O	V _{IN}		V _{SSHD}	_	V _{IOHD}	V
System Clock Frequency (AHB)	f _{AHB}		0		80	MHz
Peripheral Clock Frequency (APB)	f _{APB}		0	_	50	MHz
Operating Ambient Temperature	T _A		-40	_	85	°C
Operating Junction Temperature	TJ		-40		105	°C
Note: All voltages with respect to V_{SS} .		+				



Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Mode 9 ^{2,3} —Low Power Shutdown with VREG0 disabled,	I _{DD}	RTC Disabled, V _{DD} = 1.8 V, T _A = 25 °C	_	85	_	nA
powered through VDD and VIO		RTC w/ 16.4 kHz LFO, V _{DD} = 1.8 V, T _A = 25 °C		350		nA
		RTC w/ 32.768 kHz Crystal, V _{DD} = 1.8 V, T _A = 25 °C		620		nA
		RTC Disabled, V _{DD} = 3.0 V, T _A = 25 °C	_	145	_	nA
		RTC w/ 16.4 kHz LFO, V _{DD} = 3.0 V, T _A = 25 °C	_	500	_	nA
		RTC w/ 32.768 kHz Crystal, V _{DD} = 3.0 V, T _A = 25 °C	_	800	_	nA
Power Mode 9 ^{2,3} —Low Power Shutdown with VREG0 in Iow-	I _{VREGIN}	RTC Disabled, VREGIN = 5 V, T _A = 25 °C	_	300		nA
ered through VREG0 (Includes VREG0 current)		RTC w/ 16.4 kHz LFO, VREGIN = 5 V, T _A = 25 °C		650		nA
		RTC w/ 32.768 kHz Crystal, VREGIN = 5 V, T _A = 25 °C	_	950	_	nA
VIOHD Current (High-drive I/O dis-	I _{VIOHD}	HV Mode (default)	_	2.5	5	μA
abled)		LV Mode	_	2	_	nA

Notes:

1. Perhipheral currents drop to zero when peripheral clock and peripheral are disabled, unless otherwise noted.

 Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

3. Includes all peripherals that cannot have clocks gated in the Clock Control module.

- 4. Includes supply current from internal regulator and PLL0OSC (>20 MHz) or LPOSC0 (<=20 MHz).
- 5. Flash execution numbers use 2 wait states for 80 MHz and 0 wait states at 20 MHz or less.
- 6. RAM execution numbers use 0 wait states for all frequencies.
- 7. IDAC output current and IVC input current not included.

8. Bias current only. Does not include dynamic current from oscillator running at speed.



Table 3.6. External Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range (at VREGIN)	V _{REGIN}		3.0	—	3.6	V
Output Voltage (at EXREGOUT)	V _{EXREGOUT}	Programmable in 100 mV steps	1.8	_	3.6	V
NPN Current Drive	I _{NPN}	400 mV Dropout	12	—		mA
PNP Current Drive	I _{PNP}	V _{EXREGBD} > V _{REGIN} - 1.5 V	-6	-		mA
EXREGBD Voltage (PNP Mode)	V _{EXREGBD}	V _{REGIN} >= 3.5 V	V _{REGIN} – 2.0	-		V
		V _{REGIN} < 3.5 V	1.5	—		V
Standalone Mode Output Current	IEXTREGBD	400 mV Dropout		-	11.5	mA
External Capacitance with External BJT	C _{BJT}		4.7	_		μF
Standalone Mode Load Regulation	LR _{STAND-} ALONE		<u> </u>	1	 	mV/mA
Standalone Mode External Capacitance	C _{STAND-} ALONE		47	_		nF
Current Limit Range	I _{LIMIT}	1 Ω Sense Resistor	10	—	720	mA
Current Limit Accuracy			—	—	10	%
Foldback Limit Accuracy			_		20	%
Current Sense Resistor	R _{SENSE}		-	-	1	Ω
Internal Pull-Down	R _{PD}		—	5		kΩ
Internal Pull-Up	R _{PU}		-	10		kΩ
Current Sensor		<u> </u>		<u> </u>		
Sensing Pin Voltage	V _{EXTREGSP} V _{EXTREGSN}	Measured at EXTREGSP or EXTREGSN pin	2.2	_	V _{REGIN}	V
Differential Sensing Voltage	V _{DIFF}	(V _{extregsp} – V _{extregsn})	10	_	1600	mV
Current at EXTREGSN Pin	IEXTREGSN		<u> </u>	8		μA
Current at EXTREGSP Pin	IEXTREGSP		_	V _{DIFF} x 200 + 12		μA



Table 3.7. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Write Time ¹	t _{WRITE}	One 16-bit Half Word	20	21	22	μs
Erase Time ¹	t _{ERASE}	One Page	20	21	22	ms
	t _{ERALL}	Full Device	20	21	22	ms
V _{DD} Voltage During Programming	V _{PROG}		1.8		3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	—	Cycles
Retention ²	t _{RET}	T _A = 25 °C, 1k Cycles	10	100	—	Years

Notes:

1. Does not include sequencing time before and after the write/erase operation, which may take up to 35 µs. During a sequential write operation, this extra time is only taken prior to the first write and after the last write.

2. Additional Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 3.8. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Phase-Locked Loop (PLL0OSC)									
Calibrated Output Frequency*	f _{PLL0OSC}	Full Temperature and Supply Range	77	79	80	MHz			
Power Supply Sensitivity*	PSS _{PLL0OSC}	T _A = 25 °C, Fout = 79 MHz	_	430	_	ppm/V			
Temperature Sensitivity*	TS _{PLL0OSC}	V _{DD} = 3.3 V, Fout = 79 MHz	_	95	_	ppm/°C			
Adjustable Output Frequency Range	f _{PLL0OSC}		23	_	80	MHz			
Lock Time	t _{PLL0LOCK}	f _{REF} = 20 MHz, f _{PLL0OSC} = 80 MHz, M=24, N=99, LOCKTH = 0	_	1.7		μs			
		f _{REF} = 32 kHz, f _{PLL0OSC} = 80 MHz, M=0, N=2440, LOCKTH = 0	_	91	_	μs			
*Note: PLL0OSC in free-running oscill	ator mode.			1		1			



Table 3.10. SAR ADC (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Differential Nonlinearity	DNL	12 Bit Mode ²	-1	±0.7	1.8	LSB
(Guaranteed Monotonic)		10 Bit Mode	_	±0.2	±0.5	LSB
Offset Error (using VREFGND)	E _{OFF}	12 Bit Mode, VREF =2.4 V	-2	0	2	LSB
		10 Bit Mode, VREF =2.4 V	-1	0	1	LSB
Offset Temperatue Coefficient	TC _{OFF}		_	0.004		LSB/°C
Slope Error ³	E _M	12 Bit Mode	-0.07	-0.02	0.02	%
Dynamic Performance with 10 k	Hz Sine Wav	/e Input 1 dB below full scale	, Max th	roughpu	ıt	
Signal-to-Noise	SNR	12 Bit Mode	62	66		dB
		10 Bit Mode	58	60		dB
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	62	66		dB
		10 Bit Mode	58	60		dB
Total Harmonic Distortion	THD	12 Bit Mode	_	78		dB
(Up to 5th Harmonic)		10 Bit Mode	_	77	_	dB
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	_	-79		dB
		10 Bit Mode	-	-74		dB
	1	<u>.</u>				

Notes:

1. Absolute input pin voltage is limited by the lower of the supply at VDD and VIO.

2. INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

3. The maximum code in 12-bit mode is 0xFFFC. The Slope Error is referenced from the maximum code.



Table 3.11. IDAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Static Performance						
Resolution	N _{bits}			10		Bits
Integral Nonlinearity	INL			±0.5	±2	LSB
Differential Nonlinearity (Guaranteed Monotonic)	DNL		—	±0.5	±1	LSB
Output Compliance Range	V _{OCR}		—		V _{DD} – 1.0	V
Full Scale Output Current	I _{OUT}	2 mA Range	2.0	2.046	2.10	mA
		1 mA Range	0.99	1.023	1.05	mA
		0.5 mA Range	493	511.5	525	μA
Offset Error	E _{OFF}			250	—	nA
Full Scale Error Tempco	TC _{FS}	2 mA Range	—	100	—	ppm/°C
VDD Power Supply Rejection Ratio		2 mA Range		-220		ppm/V
Test Load Impedance (to V _{SS})	R _{TEST}		—	1	—	kΩ
Dynamic Performance						
Output Settling Time to 1/2 LSB		min output to max output	—	1.2	_	μs
Startup Time				3	—	μs



Table 3.17. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard I/O (PB0, PB1, and PB2)	, 5 V Tole	rant I/O (PB3), and RESE	T		Į	
Output High Voltage*	V _{OH}	Low Drive, $I_{OH} = -2 \text{ mA}$	V _{IO} – 0.7	_		V
		High Drive, $I_{OH} = -5 \text{ mA}$	V _{IO} – 0.7			V
Output Low Voltage*	V _{OL}	Low Drive, I _{OL} = 3 mA	_		0.6	V
		High Drive, I _{OL} = 12.5 mA	—		0.6	V
Input High Voltage	V _{IH}	1.8 ≤ V _{IO} ≤ 2.0	0.7 x V _{IO}			V
		$2.0 \le V_{IO} \le 3.6$	V _{IO} – 0.6			V
Input Low Voltage	V _{IL}		_		0.6	V
Pin Capacitance	C _{IO}	PB0, PB1 and PB2 Pins		4	—	pF
		PB3 Pins	_	7		pF
Weak Pull-Up Current	I _{PU}	V _{IO} = 1.8	-6	-3.5	-2	μA
(Input Voltage = 0 V)		V _{IO} = 3.6	-30	-20	-10	μA
Input Leakage (Pullups off or Analog)	I _{LK}	$0 \le V_{IN} \le V_{IO}$	-1	—	1	μA
Input Leakage Current of Port Bank 3 I/O, V _{IN} above V _{IO}	ΙL	V _{IO} < V _{IN} < V _{IO} +2.0 V (pins without EXREG functions)	0	5	150	μA
		V _{IO} < V _{IN} < V _{REGIN} (pins with EXREG functions)	0	5	150	μA
High Drive I/O (PB4)					1	T.,
Output High Voltage	V _{OH}	Standard Mode, Low Drive, I _{OH} = –3 mA	V _{IOHD} – 0.7		_	V
		Standard Mode, High Drive, I _{OH} = -10 mA	V _{IOHD} – 0.7		_	V
Output Low Voltage	V _{OL}	Standard Mode, Low Drive, I _{OH} = 3 mA	—		0.6	V
		Standard Mode, High Drive, I _{OH} = 12.5 mA	—		0.6	V
Output Rise Time	t _R	Slew Rate Mode 0, V _{IOHD} = 5 V	—	50	—	ns
		Slew Rate Mode 1, V _{IOHD} = 5 V	—	300	—	ns
		Slew Rate Mode 2, V _{IOHD} = 5 V	—	1	—	μs
		Slew Rate Mode 3, V _{IOHD} = 5 V	—	3	—	μs
*Note: RESET does not drive to logic h	igh. Specifi	cations for RESET V _{OL} adher	re to the low driv	ve setting.		



3.2. Thermal Conditions

Table 3.18. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance*	θ_{JA}	LGA-92 Packages		35		°C/W
		TQFP-80 Packages		40		°C/W
		QFN-64 Packages		25		°C/W
		TQFP-64 Packages		30		°C/W
		QFN-40 Packages		30		°C/W
*Note: Thermal resistance assumes a	multi-layer F	CB with any exposed pad sc	ldered to a PC	B pad.		

3.3. Absolute Maximum Ratings

Stresses above those listed under Table 3.19 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 3.19. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V _{DD}		V _{SS} –0.3	4.2	V
Voltage on VREGIN	V _{REGIN}	EXTVREG0 Not Used	V _{SS} –0.3	6.0	V
		EXTVREG0 Used	V _{SS} –0.3	3.6	V
Voltage on VIO	V _{IO}		V _{SS} –0.3	4.2	V
Voltage on VIOHD	V _{IOHD}		V _{SS} –0.3	6.5	V
Voltage on I/O pins,	V _{IN}	RESET, V _{IO} ≥ 3.3 V	V _{SS} –0.3	5.8	V
		RESET, V _{IO} < 3.3 V	V _{SS} –0.3	V _{IO} +2.5	V
		Port Bank 0, 1, and 2 I/O	V _{SS} -0.3	V _{IO} +0.3	V
		Port Bank 4 I/O	V _{SSHD} -0.3	V _{IOHD} +0.3	V
	4	·	· · · · · ·		·

*Note: VSS and VSSHD provide separate return current paths for device supplies, but are not isolated. They must always be connected to the same potential on board.



4.3.1. PLL (PLL0)

The PLL module consists of a dedicated Digitally-Controlled Oscillator (DCO) that can be used in Free-Running mode without a reference frequency, Frequency-Locked to a reference frequency, or Phase-Locked to a reference frequency. The reference frequency for Frequency-Lock and Phase-Lock modes can use one of multiple sources (including the external oscillator) to provide maximum flexibility for different application needs. Because the PLL module generates its own clock, the DCO can be locked to a particular reference frequency and then moved to Free-Running mode to reduce system power and noise.

The PLL module includes the following features:

- Five output ranges with output frequencies ranging from 23 to 80 MHz.
- Multiple reference frequency inputs.
- Three output modes: free-running DCO, frequency-locked, and phase-locked.
- Ability to sense the rising edge or falling edge of the reference source.
- DCO frequency LSB dithering to provide finer average output frequencies.
- Spectrum spreading to reduce generated system noise.
- Low jitter and fast lock times.
- Ability to suspend all output frequency updates (including dithering and spectrum spreading) using the STALL bit during jitter-sensitive operations.

4.3.2. Low Power Oscillator (LPOSC0)

The Low Power Oscillator is the default AHB oscillator on SiM3C1xx devices and enables or disables automatically, as needed.

The Low Power Oscillator has the following features:

- 20 MHz and divided 2.5 MHz frequencies available for the AHB clock.
- Automatically starts and stops as needed.

4.3.3. Low Frequency Oscillator (LFOSC0)

The low frequency oscillator (LFOSC0) provides a low power internal clock source running at approximately 16.4 kHz for the RTC0 timer and other peripherals on the device. No external components are required to use the low frequency oscillator

4.3.4. External Oscillators (EXTOSC0)

The EXTOSC0 external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. The external oscillator output may be selected as the AHB clock or used to clock other modules independent of the AHB clock selection.

The External Oscillator control has the following features:

- Support for external crystal, RC, C, or CMOS oscillators.
- Support external CMOS frequencies from 10 kHz to 50 MHz and external crystal frequencies from 10 kHz to 30 MHz.
- Various drive strengths for flexible crystal oscillator support.
- Internal frequency divide-by-two option available.



4.5.3. Real-Time Clock (RTC0)

The RTC0 module includes a 32-bit timer that allows up to 36 hours of independent time-keeping when used with a 32.768 kHz watch crystal. The RTC0 provides three alarm events in addition to a missing clock event, which can also function as interrupt, reset, or wakeup sources on SiM3C1xx devices.

The RTC0 module includes internal loading capacitors that are programmable to 16 discrete levels, allowing compatibility with a wide range of crystals.

The RTC0 output can be buffered and routed to a port bank pin to provide an accurate, low frequency clock to other devices while the core is in its lowest power down mode. The module also includes a low power internal low frequency oscillator that reduces low power mode current and is available for other modules to use as a clock source.

The RTC module includes the following features:

- 32-bit timer (supports up to 36 hours) with three separate alarms.
- Option for one alarm to automatically reset the RTC timer.
- Missing clock detector.
- Can be used with the internal low frequency oscillator (LFOSC0), an external 32.768 kHz crystal (no additional resistors or capacitors necessary), or with an external CMOS clock.
- Programmable internal loading capacitors support a wide range of external 32.768 kHz crystals.
- Operates directly from VDD and remains operational even when the device goes into its lowest power down mode.
- The RTC timer clock (RTC0TCLK) can be buffered and routed to an I/O pin to provide an accurate, low frequency clock to other devices while the core is in its lowest power down mode.

4.5.4. Low Power Timer (LPTIMER0)

The Low Power Timer (LPTIMER0) module runs from the clock selected by the RTC0 module, allowing the LPTIMER0 to operate even if the AHB and APB clocks are disabled. The LPTIMER0 counter can increment using one of two clock sources: the clock selected by the RTC0 module, or rising or falling edges of an external signal.

The Low Power Timer includes the following features:

- Runs on a low-frequency clock (RTC0TCLK)
- The LPTIMER counter can increment using one of two clock sources: the RTC0TCLK or rising or falling edges of an external signal.
- Overflow and threshold-match detection, which can generate an interrupt, reset the timer, or wake some devices from low power modes.
- Timer reset on threshold-match allows square-wave generation at a variable output frequency.

4.5.5. Watchdog Timer (WDTIMER0)

The WDTIMER0 module includes a 16-bit timer, a programmable early warning interrupt, and a programmable reset period. The timer registers are protected from inadvertent access by an independent lock and key interface.

The watchdog timer runs from the low frequency oscillator (LFOSC0).

The Watchdog Timer has the following features:

- Programmable timeout interval.
- Optional interrupt to warn when the Watchdog Timer is nearing the reset trip value.
- Lock-out feature to prevent any modification until a system reset.



4.7.4. 16-Channel Capacitance-to-Digital Converter (CAPSENSE0)

The Capacitance Sensing module measures capacitance on external pins and converts it to a digital value. The CAPSENSE module has the following features:

- Multiple start-of-conversion sources (CSnTx).
- Option to convert to 12, 13, 14, or 16 bits.
- Automatic threshold comparison with programmable polarity ("less than or equal" or "greater than").
- Four operation modes: single conversion, single scan, continuous single conversion, and continuous scan.
- Auto-accumulate mode that will take and average multiple samples together from a single start of conversion signal.
- Single bit retry options available to reduce the effect of noise during a conversion.
- Supports channel bonding to monitor multiple channels connected together with a single conversion.
- Scanning option allows the module to convert a single or series of channels and compare against the threshold while the AHB clock is stopped and the core is in a low power mode.

4.7.5. Low Current Comparators (CMP0, CMP1)

The Comparators take two analog input voltages and output the relationship between these voltages (less than or greater than) as a digital signal. The Low Power Comparator module includes the following features:

- Multiple sources for the positive and negative poles, including VDD, VREF, and 8 I/O pins.
- Two outputs are available: a digital synchronous latched output and a digital asynchronous raw output.
- Programmable hysteresis and response time.
- Falling or rising edge interrupt options on the comparator output.

4.7.6. Current-to-Voltage Converter (IVC0)

The IVC module provides inputs to the SARADCn modules so the input current can be measured. The IVC module has the following features:

- Two independent channels.
- Programmable input ranges (1–6 mA full-scale).



6.2. SiM3C1x6 Pin Definitions





Pin Name	Туре	Pin Numbers	Crossbar Capability (see Port Config Section)	Port Match	Output Toggle Logic	External Trigger Inputs	Analog or Additional Functions
PB3.1	5 V Tolerant I/O	9	XBR1	~		DAC0T1 DAC1T1 LPT0T1 INT0.1 INT1.1 WAKE.13	CMP0N.1 CMP1N.1 EXREGSN
PB3.2	5 V Tolerant I/O	8	XBR1	~		DAC0T2 DAC1T2 LPT0T2 INT0.2 INT1.3 WAKE.14	CMP0P.2 CMP1P.2 EXREGOUT
PB3.3	5 V Tolerant I/O	7	XBR1	 ✓ 		DAC0T3 DAC1T3 INT0.3 INT1.3 WAKE.15	CMP0N.2 CMP1N.2 EXREGBD
PB4.0	High Drive I/O	6					
PB4.1	High Drive I/O	5					
PB4.2	High Drive I/O	4					
PB4.3	High Drive I/O	1					

Table 6.3. Pin Definitions and Alternate Functions for SiM3C1x4 (Continued)





6.4. LGA-92 Package Specifications



Table	6.4. L	GA-92	Package	Dimensions
-------	--------	-------	---------	-------------------

Dimension	Min	Nominal	Max	
Α	0.74	0.84	0.94	
b	0.25	0.30	0.35	
C	3.15	3.20	3.25	
D	7.00 BSC			
D1	6.50 BSC			
D2	4.00 BSC			
e	0.50 BSC			
E	7.00 BSC			
E1	6.50 BSC			
E2	4.00 BSC			
aaa	—	—	0.10	
bbb	bbb —		0.10	
CCC	—	—	0.08	
ddd	—	—	0.10	
eee	— — 0.10		0.10	
Notes:	•			

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.







Dimension	Min	Мах		
C1	13.30	13.40		
C2	13.30	13.40		
E	0.50 BSC			
X	0.20	0.30		
Y	1.40	1.50		
Notes: All dimensions shown are in millimeters (mm) unless otherwise noted. This is the standard state of the state of the				

2. This land pattern design is based on the IPC-7351 guidelines.



6.7. TQFP-64 Package Specifications



Figure 6.12. TQFP-64 Package Drawing

Dimension	Min	Nominal	Max	
Α	—	—	1.20	
A1	0.05	—	0.15	
A2	0.95	1.00	1.05	
b	0.17	0.22	0.27	
С	0.09	—	0.20	
D	12.00 BSC			
D1	10.00 BSC			
е	0.50 BSC			
E	12.00 BSC			
E1	10.00 BSC			
L	0.45	0.60	0.75	
Θ	0°	3.5°	7°	

Table 6.10. TQFP-64 Package Dimensions



7. Revision Specific Behavior

This chapter details any known differences from behavior as stated in the device datasheet and reference manual. All known errata for the current silicon revision are rolled into this section at the time of publication. Any errata found after publication of this document will initially be detailed in a separate errata document until this datasheet is revised.

7.1. Revision Identification

The Lot ID Code on the top side of the device package can be used for decoding device revision information. Figures 7.1, 7.2, 7.3, and 7.4 show how to find the Lot ID Code on the top side of the device package.

In addition, firmware can determine the revision of the device by checking the DEVICEID registers.



These characters identify the device revision

Figure 7.1. LGA-92 SiM3C1x7 Revision Information



Figure 7.2. TQFP-80 SiM3C1x7 Revision Information



Silicon Labs



Simplicity Studio⁴

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com