

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32wg380f128-qfp100t">https://www.e-xfl.com/product-detail/silicon-labs/efm32wg380f128-qfp100t</a>

s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

## 2.1.18 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

## 2.1.19 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

## 2.1.20 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

## 2.1.21 Low Energy Timer (LETIMER)

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

## 2.1.22 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 – EM3.

## 2.1.23 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

## 2.1.24 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

## 2.1.25 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

## 2.1.26 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

## 2.1.27 Operational Amplifier (OPAMP)

The EFM32WG380 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

## 2.1.28 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

## 2.1.29 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32WG380 to keep track of time and retain data, even if the main power source should drain out.

## 2.1.30 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

## 2.1.31 General Purpose Input/Output (GPIO)

In the EFM32WG380, there are 81 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

# 2.2 Configuration Summary


The features of the EFM32WG380 is a subset of the feature set described in the EFM32WG Reference Manual. Table 2.1 (p. 8) describes device specific implementation of the features.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ\text{C}$		3.0 <sup>1</sup>	4.0 <sup>1</sup>	$\mu\text{A}$
$I_{EM3}$	EM3 current	$V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ\text{C}$		0.65	1.3	$\mu\text{A}$
		$V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ\text{C}$		2.65	4.0	$\mu\text{A}$
$I_{EM4}$	EM4 current	$V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ\text{C}$		0.02	0.055	$\mu\text{A}$
		$V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ\text{C}$		0.44	0.9	$\mu\text{A}$


<sup>1</sup>Using backup RTC.

### 3.4.1 EM1 Current Consumption


**Figure 3.1. EM1 Current consumption with all peripheral clocks disabled and HFXO running at 48MHz**




**Figure 3.2. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 28MHz**




**Figure 3.5. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11MHz**



**Figure 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6MHz**




**Figure 3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 1.2MHz**



### 3.4.2 EM2 Current Consumption

**Figure 3.8. EM2 current consumption. RTC<sup>1</sup> prescaled to 1kHz, 32.768 kHz LFRCO.**







<sup>1</sup>Using backup RTC.




## 3.6 Power Management

The EFM32WG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

**Table 3.6. Power Management**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{BODextthr-}$	BOD threshold on falling external supply voltage		1.74		1.96	V
$V_{BODextthr+}$	BOD threshold on rising external supply voltage			1.85	1.98	V
$V_{PORthr+}$	Power-on Reset (POR) threshold on rising external supply voltage				1.98	V
$t_{RESET}$	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		$\mu s$
$C_{DECOPPLE}$	Voltage regulator decoupling capacitor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		$\mu F$
$C_{USB\_VREGO}$	USB voltage regulator out decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGO pin and GROUND		1		$\mu F$
$C_{USB\_VREGI}$	USB voltage regulator in decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGI pin and GROUND		4.7		$\mu F$

**Figure 3.22. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.23. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature**

**Figure 3.34. OPAMP Negative Power Supply Rejection Ratio****Figure 3.35. OPAMP Voltage Noise Spectral Density (Unity Gain)  $V_{out}=1V$** **Figure 3.36. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)**

## 3.13 Analog Comparator (ACMP)

**Table 3.18. ACMP**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{ACMPIN}$	Input voltage range		0		$V_{DD}$	V
$V_{ACMPCM}$	ACMP Common Mode voltage range		0		$V_{DD}$	V
$I_{ACMP}$	Active current	BIASPROG=0b0000, FULL-BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.4	$\mu A$
		BIASPROG=0b1111, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	15	$\mu A$
		BIASPROG=0b1111, FULL-BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195	520	$\mu A$
$I_{ACMPREF}$	Current consumption of internal voltage reference	Internal voltage reference off. Using external voltage reference		0		$\mu A$
		Internal voltage reference		5		$\mu A$
$V_{ACMPOFFSET}$	Offset voltage	BIASPROG= 0b1010, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
$V_{ACMPHYST}$	ACMP hysteresis	Programmable		17		mV
$R_{CSRES}$	Capacitive Sense Internal Resistance	CSRESSEL=0b00 in ACMPn_INPUTSEL		39		kOhm
		CSRESSEL=0b01 in ACMPn_INPUTSEL		71		kOhm
		CSRESSEL=0b10 in ACMPn_INPUTSEL		104		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		136		kOhm
$t_{ACMPSTART}$	Startup time				10	$\mu s$

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 47) .  $I_{ACMPREF}$  is zero if an external voltage reference is used.

### Total ACMP Active Current

$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF} \quad (3.1)$$

## 3.14 Voltage Comparator (VCMP)

**Table 3.19. VCMP**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
I <sub>VCMP</sub>	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	µA
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	35	µA
t <sub>VCMPREF</sub>	Startup time reference generator	NORMAL		10		µs
V <sub>VCMPOFFSET</sub>	Offset voltage	Single ended		10		mV
		Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			61	210	mV
t <sub>VCMPSTART</sub>	Startup time				10	µs


The V<sub>DD</sub> trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

### VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

## 3.15 EBI

**Figure 3.38. EBI Write Enable Timing**




**Table 3.27. I2C Fast-mode Plus (Fm+)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{SCL}$	SCL clock frequency	0		1000 <sup>1</sup>	kHz
$t_{LOW}$	SCL clock low time	0.5			$\mu s$
$t_{HIGH}$	SCL clock high time	0.26			$\mu s$
$t_{SU,DAT}$	SDA set-up time	50			ns
$t_{HD,DAT}$	SDA hold time	8			ns
$t_{SU,STA}$	Repeated START condition set-up time	0.26			$\mu s$
$t_{HD,STA}$	(Repeated) START condition hold time	0.26			$\mu s$
$t_{SU,STO}$	STOP condition set-up time	0.26			$\mu s$
$t_{BUF}$	Bus free time between a STOP and a START condition	0.5			$\mu s$

<sup>1</sup>For the minimum HPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32WG Reference Manual.

## 3.17 USART SPI

**Figure 3.43. SPI Master Timing****Table 3.28. SPI Master Timing**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{SCLK}^{1,2}$	SCLK period		$2 * t_{HPER-CLK}$			ns
$t_{CS\_MO}^{1,2}$	CS to MOSI		-2.00		2.00	ns
$t_{SCLK\_MO}^{1,2}$	SCLK to MOSI		-1.00		3.00	ns
$t_{SU\_MI}^{1,2}$	MISO setup time	IOVDD = 3.0 V	36.00			ns
$t_{H\_MI}^{1,2}$	MISO hold time		-6.00			ns

<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

<sup>2</sup>Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

LQFP100 Pin# and Name		Pin Alternate Functionality / Description				
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
95	PE11		EBI_AD03 #0/1/2	TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOT_RX
96	PE12		EBI_AD04 #0/1/2	TIM1_CC2 #1	US0_RX #3 US0_CLK #0 I2C0_SDA #6	CMU_CLK1 #2 LES_ALTEX6 #0
97	PE13		EBI_AD05 #0/1/2		US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5
98	PE14		EBI_AD06 #0/1/2	TIM3_CC0 #0	LEU0_TX #2	
99	PE15		EBI_AD07 #0/1/2	TIM3_CC1 #0	LEU0_RX #2	
100	PA15		EBI_AD08 #0/1/2	TIM3_CC2 #0		

## 4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 61). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

### Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 4.2. Alternate functionality overview**


Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5							Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6							Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7							Analog comparator ACMP0, channel 7.
ACMP0_O	PE13	PE2	PD6					Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8							Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9							Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10							Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11							Analog comparator ACMP1, channel 3.
ACMP1_O	PF2	PE3	PD7					Analog comparator ACMP1, digital output.
ADC0_CH0	PD0							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1							Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2							Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3							Analog to digital converter ADC0, input channel number 3.

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11							Bootloader RX
BOOT_TX	PE10							Bootloader TX
BU_STAT	PE3							Backup Power Domain status, whether or not the system is in backup mode
BU_VIN	PD8							Battery input for Backup Power Domain
BU_VOUT	PE2							Power output for Backup Power Domain
CMU_CLK0	PA2		PD7					Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8	PE12					Clock Management Unit, clock output number 1.
DAC0_N0 / OPAMP_N0	PC5							Operational Amplifier 0 external negative input.
DAC0_N1 / OPAMP_N1	PD7							Operational Amplifier 1 external negative input.
OPAMP_N2	PD3							Operational Amplifier 2 external negative input.
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.
DAC0_OUT0ALT / OPAMP_OUT0ALT	PC0	PC1	PC2	PC3	PD0			Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.
DAC0_OUT1 / OPAMP_OUT1	PB12							Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1.
DAC0_OUT1ALT / OPAMP_OUT1ALT					PD1			Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.
OPAMP_OUT2	PD5	PD0						Operational Amplifier 2 output.
DAC0_P0 / OPAMP_P0	PC4							Operational Amplifier 0 external positive input.
DAC0_P1 / OPAMP_P1	PD6							Operational Amplifier 1 external positive input.
OPAMP_P2	PD4							Operational Amplifier 2 external positive input.
DBG_SWCLK	PF0	PF0	PF0	PF0				Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down.
DBG_SWDIO	PF1	PF1	PF1	PF1				Debug-interface Serial Wire data input / output. Note that this function is enabled to pin out of reset, and has a built-in pull up.
DBG_SWO	PF2		PD1	PD2				Debug-interface Serial Wire viewer Output. Note that this function is not enabled after reset, and must be enabled by software to be used.
EBI_A00	PA12	PA12	PA12					External Bus Interface (EBI) address output pin 00.
EBI_A01	PA13	PA13	PA13					External Bus Interface (EBI) address output pin 01.
EBI_A02	PA14	PA14	PA14					External Bus Interface (EBI) address output pin 02.
EBI_A03	PB9	PB9	PB9					External Bus Interface (EBI) address output pin 03.
EBI_A04	PB10	PB10	PB10					External Bus Interface (EBI) address output pin 04.
EBI_A05	PC6	PC6	PC6					External Bus Interface (EBI) address output pin 05.
EBI_A06	PC7	PC7	PC7					External Bus Interface (EBI) address output pin 06.
EBI_A07	PE0	PE0	PE0					External Bus Interface (EBI) address output pin 07.

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
EBI_AD14	PA5	PA5	PA5					External Bus Interface (EBI) address and data input / output pin 14.
EBI_AD15	PA6	PA6	PA6					External Bus Interface (EBI) address and data input / output pin 15.
EBI_ALE		PC11	PC11					External Bus Interface (EBI) Address Latch Enable output.
EBI_ARDY	PF2	PF2	PF2					External Bus Interface (EBI) Hardware Ready Control input.
EBI_BL0	PF6	PF6	PF6					External Bus Interface (EBI) Byte Lane/Enable pin 0.
EBI_BL1	PF7	PF7	PF7					External Bus Interface (EBI) Byte Lane/Enable pin 1.
EBI_CS0	PD9	PD9	PD9					External Bus Interface (EBI) Chip Select output 0.
EBI_CS1	PD10	PD10	PD10					External Bus Interface (EBI) Chip Select output 1.
EBI_CS2	PD11	PD11	PD11					External Bus Interface (EBI) Chip Select output 2.
EBI_CS3	PD12	PD12	PD12					External Bus Interface (EBI) Chip Select output 3.
EBI_CSTFT	PA7	PA7	PA7					External Bus Interface (EBI) Chip Select output TFT.
EBI_DCLK	PA8	PA8	PA8					External Bus Interface (EBI) TFT Dot Clock pin.
EBI_DTEN	PA9	PA9	PA9					External Bus Interface (EBI) TFT Data Enable pin.
EBI_HSNC	PA11	PA11	PA11					External Bus Interface (EBI) TFT Horizontal Synchronization pin.
EBI_NANDREn	PC3	PC3	PC3					External Bus Interface (EBI) NAND Read Enable output.
EBI_NANDWEn	PC5	PC5	PC5					External Bus Interface (EBI) NAND Write Enable output.
EBI_REn	PF5	PF9	PF5					External Bus Interface (EBI) Read Enable output.
EBI_VSNC	PA10	PA10	PA10					External Bus Interface (EBI) TFT Vertical Synchronization pin.
EBI_WEn		PF8						External Bus Interface (EBI) Write Enable output.
ETM_TCLK	PD7	PF8	PC6	PA6				Embedded Trace Module ETM clock .
ETM_TD0	PD6	PF9	PC7	PA2				Embedded Trace Module ETM data 0.
ETM_TD1	PD3		PD3	PA3				Embedded Trace Module ETM data 1.
ETM_TD2	PD4		PD4	PA4				Embedded Trace Module ETM data 2.
ETM_TD3	PD5		PD5	PA5				Embedded Trace Module ETM data 3.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU1	PA6							Pin can be used to wake the system up from EM4
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7		PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6		PC0	PF0	PE12	I2C0 Serial Data input / output.
I2C1_SCL	PC5	PB12	PE1					I2C1 Serial Clock Line input / output.
I2C1_SDA	PC4	PB11	PE0					I2C1 Serial Data input / output.
LES_ALTEX0	PD6							LESENSE alternate exite output 0.
LES_ALTEX1	PD7							LESENSE alternate exite output 1.

## 4.5 LQFP100 Package

**Figure 4.3. LQFP100**



Rev. 98A0100QPO43\_03MAY2007

**Note:**

1. Datum 'T', 'U' and 'Z' to be determined at datum plane 'H'.
2. Datum 'D' and 'E' to be determined at seating plane datum 'Y'.
3. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25 per side. Dimensions 'D1' and 'E1' do include mold mismatch and are determined at datum plane datum 'H'.
4. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm
5. Exact shape of each corner is optional.


**Table 4.4. LQFP100 (Dimensions in mm)**

		SYMBOL	MIN	NOM	MAX
total thickness		A	--	--	1.6
stand off		A1	0.05	--	0.15
mold thickness		A2	1.35	1.4	1.45
lead width (plating)		b	0.17	0.2	0.27
lead width		b1	0.17	--	0.23
L/F thickness (plating)		c	0.09	--	0.2
lead thickness		c1	0.09	--	0.16
	x	D	16 BSC		
	y	E	16 BSC		
body size	x	D1	14 BSC		
	y	E1	14 BSC		
lead pitch		e	0.5 BSC		
		L	0.45	0.6	0.75
footprint		L1	1 REF		
		θ	0°	3.5°	7°
		θ1	0°	--	--
		θ2	11°	12°	13°
		θ3	11°	12°	13°
		R1	0.08	--	--
		R1	0.08	--	0.2
		S	0.2	--	--
package edge tolerance		aaa	0.2		
lead edge tolerance		bbb	0.2		
coplanarity		ccc	0.08		
lead offset		ddd	0.08		
mold flatness		eee	0.05		

The LQFP100 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see:  
<http://www.silabs.com/support/quality/pages/default.aspx>

**Figure 5.2. LQFP100 PCB Solder Mask****Table 5.2. QFP100 PCB Solder Mask Dimensions (Dimensions in mm)**

Symbol	Dim. (mm)
a	1.57
b	0.42
c	0.50
d	15.40
e	15.40

## 7 Revision History

### 7.1 Revision 1.40

June 13th, 2014

Removed "Preliminary" markings.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Added AUXHFRCO to blockdiagram and electrical characteristics.

Updated current consumption data.

Updated transition between energy modes data.

Updated power management data.

Updated GPIO data.

Updated LFRCO, HFRCO and ULFRCO data.

Updated ADC data.

Updated DAC data.

Updated OPAMP data.

Updated ACMP data.

Updated VCMP data.

Added EBI timing chapter.

### 7.2 Revision 1.31

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

### 7.3 Revision 1.30

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Added the USB bootloader information.

## List of Figures

2.1. Block Diagram .....	3
2.2. EFM32WG380 Memory Map with largest RAM and Flash sizes .....	9
3.1. EM1 Current consumption with all peripheral clocks disabled and HFXO running at 48MHz .....	13
3.2. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 28MHz .....	13
3.3. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21MHz .....	14
3.4. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14MHz .....	14
3.5. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11MHz .....	15
3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6MHz .....	15
3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 1.2MHz .....	16
3.8. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO. ....	16
3.9. EM3 current consumption. ....	17
3.10. EM4 current consumption. ....	17
3.11. Typical Low-Level Output Current, 2V Supply Voltage .....	21
3.12. Typical High-Level Output Current, 2V Supply Voltage .....	22
3.13. Typical Low-Level Output Current, 3V Supply Voltage .....	23
3.14. Typical High-Level Output Current, 3V Supply Voltage .....	24
3.15. Typical Low-Level Output Current, 3.8V Supply Voltage .....	25
3.16. Typical High-Level Output Current, 3.8V Supply Voltage .....	26
3.17. Calibrated LFRCO Frequency vs Temperature and Supply Voltage .....	28
3.18. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature .....	29
3.19. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature .....	30
3.20. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature .....	30
3.21. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature .....	30
3.22. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature .....	31
3.23. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature .....	31
3.24. Integral Non-Linearity (INL) .....	37
3.25. Differential Non-Linearity (DNL) .....	37
3.26. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C .....	38
3.27. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....	39
3.28. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....	40
3.29. ADC Absolute Offset, Common Mode = Vdd /2 .....	41
3.30. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V .....	41
3.31. ADC Temperature sensor readout .....	42
3.32. OPAMP Common Mode Rejection Ratio .....	45
3.33. OPAMP Positive Power Supply Rejection Ratio .....	45
3.34. OPAMP Negative Power Supply Rejection Ratio .....	46
3.35. OPAMP Voltage Noise Spectral Density (Unity Gain) $V_{out}=1V$ .....	46
3.36. OPAMP Voltage Noise Spectral Density (Non-Unity Gain) .....	46
3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1 .....	48
3.38. EBI Write Enable Timing .....	49
3.39. EBI Address Latch Enable Related Output Timing .....	50
3.40. EBI Read Enable Related Output Timing .....	51
3.41. EBI Read Enable Related Timing Requirements .....	52
3.42. EBI Ready/Wait Related Timing Requirements .....	52
3.43. SPI Master Timing .....	54
3.44. SPI Slave Timing .....	55
4.1. EFM32WG380 Pinout (top view, not to scale) .....	57
4.2. Opamp Pinout .....	67
4.3. LQFP100 .....	68
5.1. LQFP100 PCB Land Pattern .....	70
5.2. LQFP100 PCB Solder Mask .....	71
5.3. LQFP100 PCB Stencil Design .....	72
6.1. Example Chip Marking (top view) .....	73

## List of Equations

3.1. Total ACMP Active Current .....	47
3.2. VCMP Trigger Level as a Function of Level Setting .....	49