



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	EI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32wg380f256-qfp100">https://www.e-xfl.com/product-detail/silicon-labs/efm32wg380f256-qfp100</a>

Module	Configuration	Pin Connections
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:0]
DAC0	Full configuration	DAC0_OUT[1:0], DAC0_OUTxALT
OPAMP	Full configuration	Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx
AES	Full configuration	NA
GPIO	81 pins	Available pins are shown in Table 4.3 (p. 67)

## 2.3 Memory Map

The *EFM32WG380* memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.

**Figure 2.2. EFM32WG380 Memory Map with largest RAM and Flash sizes**



## 3 Electrical Characteristics

### 3.1 Test Conditions

#### 3.1.1 Typical Values

The typical data are based on  $T_{AMB}=25^{\circ}\text{C}$  and  $V_{DD}=3.0\text{ V}$ , as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

#### 3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

### 3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

**Table 3.1. Absolute Maximum Ratings**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$T_{STG}$	Storage temperature range		-40		150 <sup>1</sup>	°C
$T_S$	Maximum soldering temperature	Latest IPC/JEDEC J-STD-020 Standard			260	°C
$V_{DDMAX}$	External main supply voltage		0		3.8	V
$V_{IOPIN}$	Voltage on any I/O pin		-0.3		$V_{DD}+0.3$	V

<sup>1</sup>Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.



### 3.3 General Operating Conditions

#### 3.3.1 General Operating Conditions



**Table 3.2. General Operating Conditions**

Symbol	Parameter	Min	Typ	Max	Unit
$T_{AMB}$	Ambient temperature range	-40		85	°C
$V_{DDOP}$	Operating supply voltage	1.98		3.8	V
$f_{APB}$	Internal APB clock frequency			48	MHz
$f_{AHB}$	Internal AHB clock frequency			48	MHz

**Figure 3.3. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21MHz**





**Figure 3.4. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14MHz**





### 3.4.3 EM3 Current Consumption

**Figure 3.9.** EM3 current consumption.



### 3.4.4 EM4 Current Consumption

**Figure 3.10.** EM4 current consumption.



## 3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

**Table 3.5. Energy Modes Transitions**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{EM10}$	Transition time from EM1 to EM0		0		HF-CORE-CLK cycles
$t_{EM20}$	Transition time from EM2 to EM0		2		μs
$t_{EM30}$	Transition time from EM3 to EM0		2		μs
$t_{EM40}$	Transition time from EM4 to EM0		163		μs

## 3.6 Power Management

The EFM32WG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

**Table 3.6. Power Management**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{BODextthr-}$	BOD threshold on falling external supply voltage		1.74		1.96	V
$V_{BODextthr+}$	BOD threshold on rising external supply voltage			1.85	1.98	V
$V_{PORthr+}$	Power-on Reset (POR) threshold on rising external supply voltage				1.98	V
$t_{RESET}$	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		$\mu s$
$C_{DECOPPLE}$	Voltage regulator decoupling capacitor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		$\mu F$
$C_{USB\_VREGO}$	USB voltage regulator out decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGO pin and GROUND		1		$\mu F$
$C_{USB\_VREGI}$	USB voltage regulator in decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGI pin and GROUND		4.7		$\mu F$

## 3.7 Flash

**Table 3.7. Flash**


Symbol	Parameter	Condition	Min	Typ	Max	Unit
EC <sub>FLASH</sub>	Flash erase cycles before failure		20000			cycles
RET <sub>FLASH</sub>	Flash data retention	T <sub>AMB</sub> <150°C	10000			h
		T <sub>AMB</sub> <85°C	10			years
		T <sub>AMB</sub> <70°C	20			years
t <sub>W_PROG</sub>	Word (32-bit) programming time		20			μs
t <sub>PERASE</sub>	Page erase time		20	20.4	20.8	ms
t <sub>DERASE</sub>	Device erase time		40	40.8	41.6	ms
I <sub>ERASE</sub>	Erase current				7 <sup>1</sup>	mA
I <sub>WRITE</sub>	Write current				7 <sup>1</sup>	mA
V <sub>FLASH</sub>	Supply voltage during flash erase and write		1.98		3.8	V

<sup>1</sup>Measured at 25°C


## 3.8 General Purpose Input Output

**Table 3.8. GPIO**


Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>IOIL</sub>	Input low voltage				0.30V <sub>DD</sub>	V
V <sub>IOIH</sub>	Input high voltage		0.70V <sub>DD</sub>			V
V <sub>IOOH</sub>	Output high voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)	Sourcing 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.80V <sub>DD</sub>		V
		Sourcing 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.90V <sub>DD</sub>		V
		Sourcing 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.85V <sub>DD</sub>		V
		Sourcing 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.90V <sub>DD</sub>		V
		Sourcing 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75V <sub>DD</sub>			V
		Sourcing 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.85V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60V <sub>DD</sub>			V

**Figure 3.13. Typical Low-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.15. Typical Low-Level Output Current, 3.8V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.27. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C**


1.25V Reference




2.5V Reference




2XVDDVSS Reference




5VDIFF Reference




VDD Reference

**Figure 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1**

Current consumption, HYSTSEL = 4



Response time



Hysteresis

## 3.14 Voltage Comparator (VCMP)

**Table 3.19. VCMP**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
I <sub>VCMP</sub>	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	µA
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	35	µA
t <sub>VCMPREF</sub>	Startup time reference generator	NORMAL		10		µs
V <sub>VCMPOFFSET</sub>	Offset voltage	Single ended		10		mV
		Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			61	210	mV
t <sub>VCMPSTART</sub>	Startup time				10	µs


The V<sub>DD</sub> trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:


### VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$


## 3.15 EBI

**Figure 3.38. EBI Write Enable Timing**



**Figure 3.41. EBI Read Enable Related Timing Requirements****Table 3.23. EBI Read Enable Related Timing Requirements**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{SU\_REn}^{1\ 2\ 3\ 4}$	Setup time, from EBI_AD valid to trailing EBI_REn edge		37		ns
$t_{H\_Ren}^{1\ 2\ 3\ 4}$	Hold time, from trailing EBI_REn edge to EBI_AD invalid		-1		ns

<sup>1</sup>Applies for all addressing modes (figure only shows D16A8).<sup>2</sup>Applies for both EBI\_REn and EBI\_NANDREn (figure only shows EBI\_REn)<sup>3</sup>Applies for all polarities (figure only shows active low signals)<sup>4</sup>Measurement done at 10% and 90% of V<sub>DD</sub> (figure shows 50% of V<sub>DD</sub>)**Figure 3.42. EBI Ready/Wait Related Timing Requirements****Table 3.24. EBI Ready/Wait Related Timing Requirements**


Symbol	Parameter	Min	Typ	Max	Unit
$t_{SU\_ARDY}^{1\ 2\ 3\ 4}$	Setup time, from EBI_ARDY valid to trailing EBI_REn, EBI_WEn edge	$37 + (3 * t_{HFCoreClk})$			ns

**Table 3.27. I2C Fast-mode Plus (Fm+)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{SCL}$	SCL clock frequency	0		1000 <sup>1</sup>	kHz
$t_{LOW}$	SCL clock low time	0.5			$\mu s$
$t_{HIGH}$	SCL clock high time	0.26			$\mu s$
$t_{SU,DAT}$	SDA set-up time	50			ns
$t_{HD,DAT}$	SDA hold time	8			ns
$t_{SU,STA}$	Repeated START condition set-up time	0.26			$\mu s$
$t_{HD,STA}$	(Repeated) START condition hold time	0.26			$\mu s$
$t_{SU,STO}$	STOP condition set-up time	0.26			$\mu s$
$t_{BUF}$	Bus free time between a STOP and a START condition	0.5			$\mu s$

<sup>1</sup>For the minimum HPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32WG Reference Manual.

## 3.17 USART SPI

**Figure 3.43. SPI Master Timing****Table 3.28. SPI Master Timing**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{SCLK}^{1,2}$	SCLK period		$2 * t_{HPER-CLK}$			ns
$t_{CS\_MO}^{1,2}$	CS to MOSI		-2.00		2.00	ns
$t_{SCLK\_MO}^{1,2}$	SCLK to MOSI		-1.00		3.00	ns
$t_{SU\_MI}^{1,2}$	MISO setup time	IOVDD = 3.0 V	36.00			ns
$t_{H\_MI}^{1,2}$	MISO hold time		-6.00			ns

<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

<sup>2</sup>Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

LQFP100 Pin# and Name		Pin Alternate Functionality / Description				
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
95	PE11		EBI_AD03 #0/1/2	TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOT_RX
96	PE12		EBI_AD04 #0/1/2	TIM1_CC2 #1	US0_RX #3 US0_CLK #0 I2C0_SDA #6	CMU_CLK1 #2 LES_ALTEX6 #0
97	PE13		EBI_AD05 #0/1/2		US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5
98	PE14		EBI_AD06 #0/1/2	TIM3_CC0 #0	LEU0_TX #2	
99	PE15		EBI_AD07 #0/1/2	TIM3_CC1 #0	LEU0_RX #2	
100	PA15		EBI_AD08 #0/1/2	TIM3_CC2 #0		

## 4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 61). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

### Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 4.2. Alternate functionality overview**


Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5							Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6							Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7							Analog comparator ACMP0, channel 7.
ACMP0_O	PE13	PE2	PD6					Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8							Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9							Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10							Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11							Analog comparator ACMP1, channel 3.
ACMP1_O	PF2	PE3	PD7					Analog comparator ACMP1, digital output.
ADC0_CH0	PD0							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1							Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2							Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3							Analog to digital converter ADC0, input channel number 3.

Alternate	LOCATION							
	0	1	2	3	4	5	6	Description
EBI_A08	PE1	PE1	PE1					External Bus Interface (EBI) address output pin 08.
EBI_A09	PE2	PC9	PC9					External Bus Interface (EBI) address output pin 09.
EBI_A10	PE3	PC10	PC10					External Bus Interface (EBI) address output pin 10.
EBI_A11	PE4	PE4	PE4					External Bus Interface (EBI) address output pin 11.
EBI_A12	PE5	PE5	PE5					External Bus Interface (EBI) address output pin 12.
EBI_A13	PE6	PE6	PE6					External Bus Interface (EBI) address output pin 13.
EBI_A14	PE7	PE7	PE7					External Bus Interface (EBI) address output pin 14.
EBI_A15	PC8	PC8	PC8					External Bus Interface (EBI) address output pin 15.
EBI_A16	PB0	PB0	PB0					External Bus Interface (EBI) address output pin 16.
EBI_A17	PB1	PB1	PB1					External Bus Interface (EBI) address output pin 17.
EBI_A18	PB2	PB2	PB2					External Bus Interface (EBI) address output pin 18.
EBI_A19	PB3	PB3	PB3					External Bus Interface (EBI) address output pin 19.
EBI_A20	PB4	PB4	PB4					External Bus Interface (EBI) address output pin 20.
EBI_A21	PB5	PB5	PB5					External Bus Interface (EBI) address output pin 21.
EBI_A22	PB6	PB6	PB6					External Bus Interface (EBI) address output pin 22.
EBI_A23	PC0	PC0	PC0					External Bus Interface (EBI) address output pin 23.
EBI_A24	PC1	PC1	PC1					External Bus Interface (EBI) address output pin 24.
EBI_A25	PC2	PC2	PC2					External Bus Interface (EBI) address output pin 25.
EBI_A26	PC4	PC4	PC4					External Bus Interface (EBI) address output pin 26.
EBI_A27	PD2	PD2	PD2					External Bus Interface (EBI) address output pin 27.
EBI_AD00	PE8	PE8	PE8					External Bus Interface (EBI) address and data input / output pin 00.
EBI_AD01	PE9	PE9	PE9					External Bus Interface (EBI) address and data input / output pin 01.
EBI_AD02	PE10	PE10	PE10					External Bus Interface (EBI) address and data input / output pin 02.
EBI_AD03	PE11	PE11	PE11					External Bus Interface (EBI) address and data input / output pin 03.
EBI_AD04	PE12	PE12	PE12					External Bus Interface (EBI) address and data input / output pin 04.
EBI_AD05	PE13	PE13	PE13					External Bus Interface (EBI) address and data input / output pin 05.
EBI_AD06	PE14	PE14	PE14					External Bus Interface (EBI) address and data input / output pin 06.
EBI_AD07	PE15	PE15	PE15					External Bus Interface (EBI) address and data input / output pin 07.
EBI_AD08	PA15	PA15	PA15					External Bus Interface (EBI) address and data input / output pin 08.
EBI_AD09	PA0	PA0	PA0					External Bus Interface (EBI) address and data input / output pin 09.
EBI_AD10	PA1	PA1	PA1					External Bus Interface (EBI) address and data input / output pin 10.
EBI_AD11	PA2	PA2	PA2					External Bus Interface (EBI) address and data input / output pin 11.
EBI_AD12	PA3	PA3	PA3					External Bus Interface (EBI) address and data input / output pin 12.
EBI_AD13	PA4	PA4	PA4					External Bus Interface (EBI) address and data input / output pin 13.

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
EBI_AD14	PA5	PA5	PA5					External Bus Interface (EBI) address and data input / output pin 14.
EBI_AD15	PA6	PA6	PA6					External Bus Interface (EBI) address and data input / output pin 15.
EBI_ALE		PC11	PC11					External Bus Interface (EBI) Address Latch Enable output.
EBI_ARDY	PF2	PF2	PF2					External Bus Interface (EBI) Hardware Ready Control input.
EBI_BL0	PF6	PF6	PF6					External Bus Interface (EBI) Byte Lane/Enable pin 0.
EBI_BL1	PF7	PF7	PF7					External Bus Interface (EBI) Byte Lane/Enable pin 1.
EBI_CS0	PD9	PD9	PD9					External Bus Interface (EBI) Chip Select output 0.
EBI_CS1	PD10	PD10	PD10					External Bus Interface (EBI) Chip Select output 1.
EBI_CS2	PD11	PD11	PD11					External Bus Interface (EBI) Chip Select output 2.
EBI_CS3	PD12	PD12	PD12					External Bus Interface (EBI) Chip Select output 3.
EBI_CSTFT	PA7	PA7	PA7					External Bus Interface (EBI) Chip Select output TFT.
EBI_DCLK	PA8	PA8	PA8					External Bus Interface (EBI) TFT Dot Clock pin.
EBI_DTEN	PA9	PA9	PA9					External Bus Interface (EBI) TFT Data Enable pin.
EBI_HSNC	PA11	PA11	PA11					External Bus Interface (EBI) TFT Horizontal Synchronization pin.
EBI_NANDREn	PC3	PC3	PC3					External Bus Interface (EBI) NAND Read Enable output.
EBI_NANDWEn	PC5	PC5	PC5					External Bus Interface (EBI) NAND Write Enable output.
EBI_REn	PF5	PF9	PF5					External Bus Interface (EBI) Read Enable output.
EBI_VSNC	PA10	PA10	PA10					External Bus Interface (EBI) TFT Vertical Synchronization pin.
EBI_WEn		PF8						External Bus Interface (EBI) Write Enable output.
ETM_TCLK	PD7	PF8	PC6	PA6				Embedded Trace Module ETM clock .
ETM_TD0	PD6	PF9	PC7	PA2				Embedded Trace Module ETM data 0.
ETM_TD1	PD3		PD3	PA3				Embedded Trace Module ETM data 1.
ETM_TD2	PD4		PD4	PA4				Embedded Trace Module ETM data 2.
ETM_TD3	PD5		PD5	PA5				Embedded Trace Module ETM data 3.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU1	PA6							Pin can be used to wake the system up from EM4
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7		PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6		PC0	PF0	PE12	I2C0 Serial Data input / output.
I2C1_SCL	PC5	PB12	PE1					I2C1 Serial Clock Line input / output.
I2C1_SDA	PC4	PB11	PE0					I2C1 Serial Data input / output.
LES_ALTEX0	PD6							LESENSE alternate exite output 0.
LES_ALTEX1	PD7							LESENSE alternate exite output 1.

## 4.5 LQFP100 Package

**Figure 4.3. LQFP100**



Rev. 98A0100QPO43\_03MAY2007

**Note:**

1. Datum 'T', 'U' and 'Z' to be determined at datum plane 'H'.
2. Datum 'D' and 'E' to be determined at seating plane datum 'Y'.
3. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25 per side. Dimensions 'D1' and 'E1' do include mold mismatch and are determined at datum plane datum 'H'.
4. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm
5. Exact shape of each corner is optional.

**Table 4.4. LQFP100 (Dimensions in mm)**

		SYMBOL	MIN	NOM	MAX
total thickness		A	--	--	1.6
stand off		A1	0.05	--	0.15
mold thickness		A2	1.35	1.4	1.45
lead width (plating)		b	0.17	0.2	0.27
lead width		b1	0.17	--	0.23
L/F thickness (plating)		c	0.09	--	0.2
lead thickness		c1	0.09	--	0.16
	x	D	16 BSC		
	y	E	16 BSC		
body size	x	D1	14 BSC		
	y	E1	14 BSC		
lead pitch		e	0.5 BSC		
		L	0.45	0.6	0.75
footprint		L1	1 REF		
		θ	0°	3.5°	7°
		θ1	0°	--	--
		θ2	11°	12°	13°
		θ3	11°	12°	13°
		R1	0.08	--	--
		R1	0.08	--	0.2
		S	0.2	--	--
package edge tolerance		aaa	0.2		
lead edge tolerance		bbb	0.2		
coplanarity		ccc	0.08		
lead offset		ddd	0.08		
mold flatness		eee	0.05		

The LQFP100 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see:  
<http://www.silabs.com/support/quality/pages/default.aspx>

## 7 Revision History

### 7.1 Revision 1.40

June 13th, 2014

Removed "Preliminary" markings.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Added AUXHFRCO to blockdiagram and electrical characteristics.

Updated current consumption data.

Updated transition between energy modes data.

Updated power management data.

Updated GPIO data.

Updated LFRCO, HFRCO and ULFRCO data.

Updated ADC data.

Updated DAC data.

Updated OPAMP data.

Updated ACMP data.

Updated VCMP data.

Added EBI timing chapter.

### 7.2 Revision 1.31

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

### 7.3 Revision 1.30

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Added the USB bootloader information.

## List of Tables

1.1. Ordering Information .....	2
2.1. Configuration Summary .....	8
3.1. Absolute Maximum Ratings .....	10
3.2. General Operating Conditions .....	10
3.3. Environmental .....	11
3.4. Current Consumption .....	11
3.5. Energy Modes Transitions .....	17
3.6. Power Management .....	18
3.7. Flash .....	19
3.8. GPIO .....	19
3.9. LFXO .....	27
3.10. HFXO .....	27
3.11. LFRCO .....	28
3.12. HFRCO .....	29
3.13. AUXHFRCO .....	32
3.14. ULFRCO .....	32
3.15. ADC .....	32
3.16. DAC .....	42
3.17. OPAMP .....	43
3.18. ACMP .....	47
3.19. VCMP .....	49
3.20. EBI Write Enable Timing .....	50
3.21. EBI Address Latch Enable Related Output Timing .....	50
3.22. EBI Read Enable Related Output Timing .....	51
3.23. EBI Read Enable Related Timing Requirements .....	52
3.24. EBI Ready/Wait Related Timing Requirements .....	52
3.25. I2C Standard-mode (Sm) .....	53
3.26. I2C Fast-mode (Fm) .....	53
3.27. I2C Fast-mode Plus (Fm+) .....	54
3.28. SPI Master Timing .....	54
3.29. SPI Master Timing with SSSEARLY and SMSDELAY .....	55
3.30. SPI Slave Timing .....	55
3.31. SPI Slave Timing with SSSEARLY and SMSDELAY .....	55
3.32. Digital Peripherals .....	56
4.1. Device Pinout .....	57
4.2. Alternate functionality overview .....	61
4.3. GPIO Pinout .....	67
4.4. LQFP100 (Dimensions in mm) .....	69
5.1. QFP100 PCB Land Pattern Dimensions (Dimensions in mm) .....	70
5.2. QFP100 PCB Solder Mask Dimensions (Dimensions in mm) .....	71
5.3. QFP100 PCB Stencil Design Dimensions (Dimensions in mm) .....	72