
# E·XFL

#### Zilog - ZGP323HAH2808C00TR Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323hah2808c00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Revision History**

Each instance in Table 1 reflects a change to this document from its previous revision. To see more detail, click the appropriate link in the table.


Table 1.	Revision	History	of this	Document
----------	----------	---------	---------	----------

Date	Revision Level	Section	Description	Page #
December 2004	02	Changed low power consumption, STOP and HALT mode current valued deleted mask option note, clarified temperature ranges in Tables 6 and and 10. Added new Tables 9 and 10. Also added Characterization data Table 11 and changed Program/Erase Endurance value in Table 12.		
		Removed Preliminar	y designation	All
March 2005	03	Minor change to Tab pin CDIP parts in the	le 9 Electrical Characteristics. Added 20, 28 and 40- ordering Section.	11,90



#### Table 3. Power Connections

Connection	Circuit	Device	
Power	V <sub>CC</sub>	V <sub>DD</sub>	
Ground	GND	V <sub>SS</sub>	



Note: Refer to the specific package for available pins.

Figure 1. Functional Block Diagram





Figure 2. Counter/Timers Diagram

# **Pin Description**

The pin configuration for the 20-pin PDIP/SOIC/SSOP is illustrated in Figure 3 and described in Table 4. The pin configuration for the 28-pin PDIP/SOIC/SSOP are depicted in Figure 4 and described in Table 5. The pin configurations for the 40-pin PDIP and 48-pin SSOP versions are illustrated in Figure 5, Figure 6, and described in Table 6.

For customer engineering code development, a UV eraseable windowed cerdip packaging is offered in 20-pin, 28-pin, and 40-pin configurations. ZiLOG does not recommend nor guarantee these packages for use in production.





	-			
		$\bigcirc$		
NC			40	⊐ NC
P25	<b>2</b>		39	⊐ P24
P26	<b>-</b> 3		38	⊐ P23
P27	4		37	⊐ P22
P04	5		36	<b>コ</b> P21
P05	6		35	⊐ P20
P06	7		34	□ P03
P14	8	40-Pin	33	<b>コ</b> P13
P15	9	PDIP	32	⊐ P12
P07	10	CDIP*	31	⊐ VSS
VDD	11		30	⊐ P02
P16	12		39	⊐ P11
P17	13		28	<b>コ</b> P10
XTAL2	14		27	<b>D</b> P01
XTAL1	15		26	<b>P</b> 00
P31	16		25	□ Pref1/P30
P32	17		24	⊐ P36
P33	18		23	<b>D</b> P37
P34	19		22	⊐ P35
NC	20		21	RESET

# Figure 5. 40-Pin PDIP/CDIP\* Pin Configuration

**Note:** \*Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.

# ZGP323H Product Specification



40-Pin PDIP #	48-Pin SSOP #	Symbol
33	40	P13
8	9	P14
9	10	P15
12	15	P16
13	16	P17
35	42	P20
36	43	P21
37	44	P22
38	45	P23
39	46	P24
2	2	P25
3	3	P26
4	4	P27
16	19	P31
17	20	P32
18	21	P33
19	22	P34
22	26	P35
24	28	P36
23	27	P37
20	23	NC
40	47	NC
1	1	NC
21	25	RESET
15	18	XTAL1
14	17	XTAL2
11	12, 13	V <sub>DD</sub>
31	24, 37, 38	V <sub>SS</sub>
25	29	Pref1/P30
	48	NC
	6	NC
	14	NC
	30	NC
	36	NC

# Table 6. 40- and 48-Pin Configuration (Continued)



#### Table 11. GP323HA DC Characteristics

			T <sub>A</sub> = -40°C	C to +12	5°C			
Symbol	Parameter	V <sub>CC</sub>	Min	Typ(7)	Max	Units	Conditions	Notes
V <sub>CC</sub>	Supply Voltage		2.0		5.5	V	See Note 5	5
V <sub>CH</sub>	Clock Input High Voltage	2.0-5.5	0.8 V <sub>CC</sub>		V <sub>CC</sub> +0.3	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	2.0-5.5	V <sub>SS</sub> -0.3		0.4	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	2.0-5.5	0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.3	V		
V <sub>IL</sub>	Input Low Voltage	2.0-5.5	V <sub>SS</sub> 0.3		0.2 V <sub>CC</sub>	V		
V <sub>OH1</sub>	Output High Voltage	2.0-5.5	V <sub>CC</sub> -0.4			V	I <sub>OH</sub> = -0.5mA	
V <sub>OH2</sub>	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	V <sub>CC</sub> -0.8			V	I <sub>OH</sub> = -7mA	
V <sub>OL1</sub>	Output Low Voltage	2.0-5.5			0.4	V	$I_{OL} = 4.0 \text{mA}$	
V <sub>OL2</sub>	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			0.8	V	I <sub>OL</sub> = 10mA	
V <sub>OFFSET</sub>	Comparator Input Offset Voltage	2.0-5.5			25	mV		
V <sub>REF</sub>	Comparator Reference Voltage	2.0-5.5	0		V <sub>DD</sub> -1.75	V		
Ι <sub>ΙL</sub>	Input Leakage	2.0-5.5	-1		1	μΑ	V <sub>IN</sub> = 0V, V <sub>CC</sub> Pull-ups disabled	
R <sub>PU</sub>	Pull-up Resistance	2.0V	200		700	KΩ	V <sub>IN</sub> = 0V; Pullups selected by mask	(
		3.6V	50		300	KΩ	option	
		5.0V	25		175	KΩ	_	
I <sub>OL</sub>	Output Leakage	2.0-5.5	-1		1	μA	$V_{IN} = 0V, V_{CC}$	
I <sub>CC</sub>	Supply Current	2.0V		1	3	mA	at 8.0 MHz	1, 2
		3.6V		5	10	mA	at 8.0 MHz	1,2
	0	5.5V		10	15	mA	at 8.0 MHz	1, 2
I <sub>CC1</sub>	Standby Current	2.0V		0.5	1.6	mA m A	$V_{IN} = 0V$ , Clock at 8.0MHz	1, 2, 6
	(HALT Mode)	3.6V 5.5V		0.8 1.3	2.0 3.2	mA mA	$V_{IN} = 0V$ , Clock at 8.0MHz $V_{IN} = 0V$ , Clock at 8.0MHz	1, 2, 6 1, 2, 6
1	Standby Current (Stop	2.0V		1.6	15	μΑ	$V_{IN} = 0 V$ , $V_{CC}$ WDT not Running	3
I <sub>CC2</sub>	Mode)	2.6V 3.6V		1.8	20	μA μA	$V_{IN} = 0 V, V_{CC} WDT not Running$ $V_{IN} = 0 V, V_{CC} WDT not Running$	3
	wode)	5.5V		1.9	25	μA	$V_{IN} = 0 V$ , $V_{CC}$ WDT not Running	3
		2.0V		5	30	μA	$V_{IN} = 0 V, V_{CC} WDT$ is Running	3
		3.6V		8	40	μA	$V_{IN} = 0 V, V_{CC} WDT$ is Running	3
		5.5V		15	60	μA	$V_{IN} = 0 V, V_{CC} WDT$ is Running	3
I <sub>LV</sub>	Standby Current (Low Voltage)			1.2	6	μA	Measured at 1.3V	4
V <sub>BO</sub>	V <sub>CC</sub> Low Voltage Protection			1.9	2.15	V	8MHz maximum Ext. CLK Freq.	
V <sub>LVD</sub>	V <sub>CC</sub> Low Voltage Detection			2.4		V	•	

# ZGP323H Product Specification



Leastion of C	0700	Not Accessible
Location of 3	2768 1	On-Chip
instruction		ROM
executed after RESET		
	12	Reset Start Address
	11	IRQ5
	10	IRQ5
	9	IRQ4
	8	IRQ4
	7	IRQ3
Interrupt Vector (Lower Byte)	6	IRQ3
	5	IRQ2
Interrupt Vecto	4 r	✓ IRQ2
(Upper Byte		IRQ1
	2	IRQ1
	1	IRQ0
	0	IRQ0



# **Expanded Register File**

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8<sup>®</sup> register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the



ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

**Note:** An expanded register bank is also referred to as an expanded register group (see Figure 15).





Z8 <sup>®</sup> Standard (	Control Registers	Reset Condition
	Expanded Reg. Bank 0/Group 15	** D7 D6 D5 D4 D3 D2 D1 D0
	FF SPL	
	FE SPH	
Register Pointer	FD RP	0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0	FC FLAGS	
	FB IMR	
Working Register Expanded Regist	er FA IRQ	0 0 0 0 0 0 0 0
Group Pointer Bank Pointer	F9 IPR	
	F8 P01M	1 1 0 0 1 1 1 1
	* F7 P3M	000000000
	* F6 P2M	
	F5 Reserved	
	F4 Reserved	
X	F3 Reserved F2 Reserved	
Register File (Bank 0)**		
FF F0		
	F0 Reserved	
	Expanded Reg. Bank F/Group 0**	×
	(F) OF WDTMR	
	(F) 0E Reserved	
	* (F) 0D_SMR2	0 0 0 0 0 0 0 0
	(F) 0C Reserved	
	(F) 0B_SMR	
7F	(F) 0A Reserved	
	(F) 09 Reserved	┫┝┼┼┼┼┼┼┼┥
	(F) 08 Reserved	┫┝┼┼┼┼┼┼┼┥
	(F) 07 Reserved	╢┝┼┼┼┼┼┼┼┤
	(F) 06 Reserved	┫┝┼┼┼┼┼┼┼┥
	(F) 05 Reserved	
₀₅┝─────₽₽∕	(F) 04 Reserved	
	(F) 03 Reserved	
	(F) 02 Reserved	
	(F) 01 Reserved	┨┠┼┼┼┼┼┼┼┥
Expanded Reg. Bank 0/Group (0)	(F) 00 PCON	
	Expanded Reg. Bank D/Group 0	, <u>, , , , , , , , , , , , , , , , , , </u>
(0) 03 P3 0 U	(D) OC LVD	
(0) 02 P2 U	* (D) 0B HI8	00000000
* (0) 01 P1 U	* (D) 0A LO8	00000000
	* (D) 09 HI16	00000000
(0) 00 P0 U	* (D) 08 LO16	000000000
U = Unknown	* (D) 07 TC16H	000000000
* Is not reset with a Stop-Mode Recovery	* (D) 06 TC16L	00000000
** All addresses are in hexadecimal	* (D) 05 TC8H	00000000
↑ Is not reset with a Stop-Mode Recovery, except Bit 0	* (D) 04 TC8L	0 0 0 0 0 0 0 0
↑↑ Bit 5 Is not reset with a Stop-Mode Recovery	1↑ (D) 03 CTR3	0 0 0 1 1 1 1 1
↑↑↑ Bits 5,4,3,2 not reset with a Stop-Mode Recovery	↑↑↓ (D) 02 CTR2	000000000
↑↑↑↑ Bits 5 and 4 not reset with a Stop-Mode Recovery	↑↑↑↑ (D) 01 CTR1	0 0 0 0 0 0 0 0
↑↑↑↑↑ Bits 5,4,3,2,1 not reset with a Stop-Mode Recovery	↑↑↑↑↑ (D) 00 CTR0	000000000

# Figure 15. Expanded Register File Architecture



## 35

## Capture\_INT\_Mask

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

## Counter\_INT\_Mask

Set this bit to allow an interrupt when T8 has a timeout.

#### P34\_Out

This bit defines whether P34 is used as a normal output pin or the T8 output.

#### T8 and T16 Common Functions—CTR1(0D)01H

This register controls the functions in common with the T8 and T16.

Table 16 lists and briefly describes the fields for this register.

Field	Bit Position		Value	Description
Mode	7	R/W	0*	Transmit Mode
				Demodulation Mode
P36_Out/	-6	R/W		Transmit Mode
Demodulator_Input			0*	Port Output
			1	T8/T16 Output
				Demodulation Mode
			0*	P31
			1	P20
T8/T16_Logic/	54	R/W		Transmit Mode
Edge _Detect			00**	AND
-			01	OR
			10	NOR
			11	NAND
				Demodulation Mode
			00**	Falling Edge
			01	Rising Edge
			10	Both Edges
			11	Reserved

#### Table 16. CTR1(0D)01H T8 and T16 Common Functions



42

When T8 is enabled, the output T8\_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In SINGLE-PASS Mode (CTR0, D6), T8 counts down to 0 and stops, T8\_OUT toggles, the timeout status bit (CTR0, D5) is set, and a timeout interrupt can be generated if it is enabled (CTR0, D1). In Modulo-N Mode, upon reaching terminal count, T8\_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8\_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8\_OUT, and sets the timeout status bit (CTR0, D5), thereby generating an interrupt if enabled (CTR0, D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8\_OUT level and repeats the cycle. See Figure 20.



Figure 20. 8-Bit Counter/Timer Circuits

You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded.



**Caution:** To ensure known operation do not write these registers at the time the values are to be loaded into the counter/timer. *An initial count of 1 is not allowed (a non-function occurs).* An initial count of 0 causes TC8 to count from 0 to FFH to FEH.

ZGP323H Product Specification



Caution: Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to FFFFH to FFFFH. Transition from 0 to FFFFH is not a timeout condition.







Figure 27. T16\_OUT in Modulo-N Mode

#### **T16 DEMODULATION Mode**

The user must program TC16L and TC16H to FFH. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures HI16 and LO16, reloads, and begins counting.

#### If D6 of CTR2 Is 0

When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with FFFFH and starts again.

This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).






Figure 28. Ping-Pong Mode Diagram

# Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into Single-Pass mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the Ping-Pong mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). See Figure 29.





The initial value of T8 or T16 must not be 1. Stopping the timer and restarting the timer reloads the initial value to avoid an unknown previous value.



ED
52

Name	Source	Vector Location	Comments
IRQ0	P32	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T <sub>IN</sub>	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	T8	8,9	Internal
IRQ5	LVD	10,11	Internal

#### Table 19. Interrupt Types, Sources, and Vectors

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All ZGP323H interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 20.

IRQ		Interrupt Edge			
D7	D6	IRQ2 (P31)	IRQ0 (P32)		
0	0	F	F		
0	1	F	R		
1	0	R	F		
1	1	R/F	R/F		
<b>Note:</b> F = Falling Edge; R = Rising Edge					

#### Table 20. IRQ Register



57

#### SMR(0F)0BH



\* Default after Power On Reset or Watch-Dog Reset

\* \* Default setting after Reset and Stop Mode Recovery

\* \* \* At the XOR gate input

\* \* \* \* Default setting after reset. Must be 1 if using a crystal or resonator clock source.

#### Figure 33. STOP Mode Recovery Register

#### SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.







**Notes:** Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

Changing from one mode to another cannot be performed without disabling the counter/timers.





# CTR3(0D)03H

D7	D6	D5	D4	D3	D2	D1	D0	
								Reserved No effect when written Always reads 11111 Sync Mode 0* Disable Sync Mode** 1 Enable Sync Mode T <sub>8</sub> Enable R 0* T <sub>8</sub> Disabled R 1 T <sub>8</sub> Enabled W0 Stop T <sub>8</sub>
								W1 Enable $T_8$ $T_{16}$ Enable R 0* $T_{16}$ Disabled R 1 $T_{16}$ Enabled W 0 Stop $T_{16}$ W 1 Enable $T_{16}$

\* Default setting after reset. \*\* Default setting after reset. Not reset with a Stop Mode recovery.

# Figure 42. T8/T16 Control Register (0D)03H: Read/Write (Except Where Noted)



## R250 IRQ(FAH)





#### Figure 52. Interrupt Request Register (FAH: Read/Write)

#### R251 IMR(FBH)



\* Default setting after reset

\* \* Only by using EI, DI instruction; DI is required before changing the IMR register

#### Figure 53. Interrupt Mask Register (FBH: Read/Write)





#### 8KB Standard Temperature: 0° to +70°C

Part Number	Description	Part Number	Description
ZGP323HSH4808C	48-pin SSOP 8K OTP	ZGP323HSS2808C	28-pin SOIC 8K OTP
ZGP323HSP4008C	40-pin PDIP 8K OTP	ZGP323HSH2008C	20-pin SSOP 8K OTP
ZGP323HSH2808C	28-pin SSOP 8K OTP	ZGP323HSP2008C	20-pin PDIP 8K OTP
ZGP323HSP2808C	28-pin PDIP 8K OTP	ZGP323HSS2008C	20-pin SOIC 8K OTP

# 8KB Extended Temperature: -40° to +105°C

-			
Part Number	Description	Part Number	Description
ZGP323HEH4808C	48-pin SSOP 8K OTP	ZGP323HES2808C	28-pin SOIC 8K OTP
ZGP323HEP4008C	40-pin PDIP 8K OTP	ZGP323HEH2008C	20-pin SSOP 8K OTP
ZGP323HEH2808C	28-pin SSOP 8K OTP	ZGP323HEP2008C	20-pin PDIP 8K OTP
ZGP323HEP2808C	28-pin PDIP 8K OTP	ZGP323HES2008C	20-pin SOIC 8K OTP

#### 8KB Automotive Temperature: -40° to +125°C

Part Number	Description	Part Number	Description
ZGP323HAH4808C	48-pin SSOP 8K OTP	ZGP323HAS2808C	28-pin SOIC 8K OTP
ZGP323HAP4008C	40-pin PDIP 8K OTP	ZGP323HAH2008C	20-pin SSOP 8K OTP
ZGP323HAH2808C	28-pin SSOP 8K OTP	ZGP323HAP2008C	20-pin PDIP 8K OTP
ZGP323HAP2808C	28-pin PDIP 8K OTP	ZGP323HAS2008C	20-pin SOIC 8K OTP
Replace C with G for	r Lead-Free Packaging		



# Example

