

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	16
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323hap2032c




Figure 5. 40-Pin PDIP/CDIP* Pin Configuration

Note: *Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.

PS023803-0305 Pin Description

Absolute Maximum Ratings

Stresses greater than those listed in Table 8 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

Table 7. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	-40	125	° C	1
Storage temperature	-65	+150	° C	
Voltage on any pin with respect to V _{SS}	-0.3	7.0	V	2
Voltage on V _{DD} pin with respect to V _{SS}	-0.3	7.0	V	
Maximum current on input and/or inactive output pin	- 5	+5	μΑ	
Maximum output current from active output pin	-25	+25	mA	
Maximum current into V _{DD} or out of V _{SS}		75	mA	

Notes:

- 1. See Ordering Information.
- 2. This voltage applies to all pins except the following: V_{DD}, P32, P33 and RESET.

Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 7).





Figure 7. Test Load Diagram






Figure 12. Port 3 Configuration

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20 (see "T8 and T16 Common Functions—

PS023803-0305 Pin Functions

into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFH (see Figure 23 and Figure 24).




Figure 23. Demodulation Mode Count Capture Flowchart

Table 19. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	P32	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T _{IN}	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	T8	8,9	Internal
IRQ5	LVD	10,11	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All ZGP323H interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.


An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 20.

Table 20. IRQ Register

IRQ		Interrupt Edge	
D7	D6	IRQ2 (P31)	IRQ0 (P32)
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F
Note	: F = Fa	ılling Edge; R = R	Rising Edge

SMR(0F)0BH



- * Default after Power On Reset or Watch-Dog Reset
- * * Default setting after Reset and Stop Mode Recovery
- * * * At the XOR gate input
- * * * * Default setting after reset. Must be 1 if using a crystal or resonator clock source.

Figure 33. STOP Mode Recovery Register

SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.



59




Figure 35. Stop Mode Recovery Source

Notes: Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

> Changing from one mode to another cannot be performed without disabling the counter/timers.

69

CTR2(0D)02H





Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)




^{*} Default setting after reset

Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only)

Reserved (Must be 1)

SMR2(0F)0DH




Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2-D4, D6 Write Only)

^{*} Default setting after reset. Not reset with a Stop Mode recovery.


^{* *} At the XOR gate input



^{*} Default setting after reset. Not reset with a Stop Mode recovery.

Figure 49. Port 3 Mode Register (F7H: Write Only)

R248 P01M(F8H)



^{*} Default setting after reset; only P00, P01 and P07 are available on 20-pin configurations.

Figure 50. Port 0 and 1 Mode Register (F8H: Write Only)





Figure 57. Stack Pointer Low (FFH: Read/Write)


Package Information

Package information for all versions of ZGP323H is depicted in Figures 59 through Figure 68.

PS023803-0305 Package Information



SYMBOL	MILL	MILLIMETER		NCH
SYMBOL	MIN	MAX	MIN	MAX
Α	2.40	2.64	.094	.104
A1	0.10	0.30	.004	.012
A2	2.24	2.44	.088	.096
В	0.36	0.46	.014	.018
С	0.23	0.30	.009	.012
D	17.78	18.00	.700	.710
E	7.40	7.60	.291	.299
е	1.27	7 BSC	.050	D BSC
Н	10.00	10.65	.394	.419
h	0.30	0.71	.012	.028
L	0.61	1.00	.024	.039
Q1	0.97	1.09	.038	.043



CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.






Figure 62. 28-Pin SOIC Package Diagram

PS023803-0305 Package Information









Figure 63. 28-Pin CDIP Package Diagram



SYMBOL	OPT#	MILLIMETER		INC	H
GIMBOL	011#	MIN	MAX	MIN	MAX
A1		0.38	1.02	.015	.040
A2		3.18	4.19	.125	.165
В		0.38	0.53	.015	.021
B1	01	1.40	1.65	.055	.065
В	02	1.14	1.40	.045	.055
С		0.23	0.38	.009	.015
D	01	36.58	37.34	1.440	1.470
	02	35.31	35.94	1.390	1.415
E		15.24	15.75	.600	.620
E1	01	13.59	14.10	.535	.555
	02	12.83	13.08	.505	.515
е		2.54	TYP	.100 BSC	
eA		15.49	16.76	.610	.660
L		3.05	3.81	.120	.150
Q1	01	1.40	1.91	.055	.075
_ .	02	1.40	1.78	.055	.070
	01	1.52	2.29	.060	.090
S	02	1.02	1.52	.040	.060

CONTROLLING DIMENSIONS: INCH

OPTION TABLE			
OPTION # PACKAGE			
01 STANDARD			
02	IDF		

Note: ZiLOG supplies both options for production. Component layout PCB design should cover bigger option 01.

Figure 64. 28-Pin PDIP Package Diagram

PS023803-0305 Package Information

8KB Standard Temperature: 0° to +70°C			
Part Number	Description	Part Number	Description
ZGP323HSH4808C	48-pin SSOP 8K OTP	ZGP323HSS2808C	28-pin SOIC 8K OTP
ZGP323HSP4008C	40-pin PDIP 8K OTP	ZGP323HSH2008C	20-pin SSOP 8K OTP
ZGP323HSH2808C	28-pin SSOP 8K OTP	ZGP323HSP2008C	20-pin PDIP 8K OTP
ZGP323HSP2808C	28-pin PDIP 8K OTP	ZGP323HSS2008C	20-pin SOIC 8K OTP

8KB Extended Temperature: -40° to +105°C			
Part Number	Description	Part Number	Description
ZGP323HEH4808C	48-pin SSOP 8K OTP	ZGP323HES2808C	28-pin SOIC 8K OTP
ZGP323HEP4008C	40-pin PDIP 8K OTP	ZGP323HEH2008C	20-pin SSOP 8K OTP
ZGP323HEH2808C	28-pin SSOP 8K OTP	ZGP323HEP2008C	20-pin PDIP 8K OTP
ZGP323HEP2808C	28-pin PDIP 8K OTP	ZGP323HES2008C	20-pin SOIC 8K OTP

8KB Automotive Temperature: -40° to +125°C				
Part Number	Description	Part Number	Description	
ZGP323HAH4808C	48-pin SSOP 8K OTP	ZGP323HAS2808C	28-pin SOIC 8K OTP	
ZGP323HAP4008C	40-pin PDIP 8K OTP	ZGP323HAH2008C	20-pin SSOP 8K OTP	
ZGP323HAH2808C	28-pin SSOP 8K OTP	ZGP323HAP2008C	20-pin PDIP 8K OTP	
ZGP323HAP2808C	28-pin PDIP 8K OTP	ZGP323HAS2008C	20-pin SOIC 8K OTP	
Replace C with G for Lead-Free Packaging				

PS023803-0305 Ordering Information

93

4KB Standard Temperature: 0° to +70°C				
Part Number	Description	Part Number	Description	
ZGP323HSH4804C	48-pin SSOP 4K OTP	ZGP323HSS2804C	28-pin SOIC 4K OTP	
ZGP323HSP4004C	40-pin PDIP 4K OTP	ZGP323HSH2004C	20-pin SSOP 4K OTP	
ZGP323HSH2804C	28-pin SSOP 4K OTP	ZGP323HSP2004C	20-pin PDIP 4K OTP	
ZGP323HSP2804C	28-pin PDIP 4K OTP	ZGP323HSS2004C	20-pin SOIC 4K OTP	
4KB Extended Tem	perature: -40° to +105°0			
Part Number	Description	Dort Number		
i ait ituilibei	Description	Part Number	Description	
ZGP323HEH4804C			Description 28-pin SOIC 4K OTP	
ZGP323HEH4804C		ZGP323HES2804C	<u> </u>	
ZGP323HEH4804C ZGP323HEP4004C	48-pin SSOP 4K OTP	ZGP323HES2804C ZGP323HEH2004C	28-pin SOIC 4K OTP	
ZGP323HEH4804C ZGP323HEP4004C ZGP323HEH2804C	48-pin SSOP 4K OTP 40-pin PDIP 4K OTP	ZGP323HES2804C ZGP323HEH2004C ZGP323HEP2004C	28-pin SOIC 4K OTP 20-pin SSOP 4K OTP	

4KB Automotive Temperature: -40° to +125°C				
Part Number	Description	Part Number	Description	
ZGP323HAH4804C	48-pin SSOP 4K OTP	ZGP323HAS2804C	28-pin SOIC 4K OTP	
ZGP323HAP4004C	40-pin PDIP 4K OTP	ZGP323HAH2004C	20-pin SSOP 4K OTP	
ZGP323HAH2804C	28-pin SSOP 4K OTP	ZGP323HAP2004C	20-pin PDIP 4K OTP	
ZGP323HAP2804C	28-pin PDIP 4K OTP	ZGP323HAS2004C	20-pin SOIC 4K OTP	
Replace C with G for	Lead-Free Packaging			

Additional Components			
Part Number	Description	Part Number	Description
ZGP323ICE01ZEM (For 3.6V Emulation only)	Emulator/programmer	ZGP32300100ZPR (Ethernet)	Programming system
		ZGP32300200ZPR (USB)	Programming system

PS023803-0305 Ordering Information

pin 4	program memory map 26	
E	RAM 25	
EPROM	register description 65	
selectable options 64	register file 30	
expanded register file 26	register pointer 29	
expanded register file architecture 28	register pointer detail 31	
expanded register file control registers 71	SMR2(F)0D1h register 40	
flag 80	stack 31	
interrupt mask register 79	TC16H(D)07h register 32	
interrupt priority register 78	TC16L(D)06h register 33	
interrupt request register 79	TC8H(D)05h register 33	
port 0 and 1 mode register 77	TC8L(D)04h register 33	
port 2 configuration register 75	G	
port 3 mode register 76	glitch filter circuitry 40	
port configuration register 75	H	
register pointer 80	halt instruction, counter/timer 54	
stack pointer high register 81	I	
stack pointer low register 81	input circuit 40	
stop-mode recovery register 73	interrupt block diagram, counter/timer 5	
stop-mode recovery register 2 74	interrupt types, sources and vectors 52	
T16 control register 69	L	
T8 and T16 common control functions reg-	low-voltage detection register 65	
ister 67	M	
T8/T16 control register 70	memory, program 25	
TC8 control register 66	modulo-N mode	
watch-dog timer register 75	T16_OUT 47	
F	T8_OUT 43	
features	0	
standby modes 1	oscillator configuration 53	
functional description	output circuit, counter/timer 49	
counter/timer functional blocks 40	P	
CTR(D)01h register 35	package information	
CTR0(D)00h register 33	20-pin DIP package diagram 82	
CTR2(D)02h register 37	20-pin SSOP package diagram 84	
CTR3(D)03h register 39	28-pin DIP package diagram 86	
expanded register file 26	28-pin SOIC package diagram 85	
expanded register file architecture 28	28-pin SOP package diagram 87	
HI16(D)09h register 32	40-pin DIP package diagram 87	
HI8(D)09h register 32	1 1 0 0	
L08(D)0Ah register 32	48-pin SSOP package diagram 89	
` '	pin configuration	
L0I6(D)08h register 32	20-pin DIP/SOIC/SSOP 5	

28 nin DID/SOIC/SSOD 6	H19/D\0Dk 22	
28-pin DIP/SOIC/SSOP 6	HI8(D)0Bh 32	
40- and 48-pin 8 40-pin DIP 7	interrupt priority 78	
48-pin SSOP 8	interrupt request 79 interruptmask 79	
pin functions	L016(D)08h 32	
port 0 (P07 - P00) 18	L08(D)08h 32	
port 0 (P17 - P10) 18 port 0 (P17 - P10) 19	LVD(D)0Ch 65	
port 0 (F17 - F10) 19 port 0 configuration 19	pointer 80	
1 0	port 0 and 1 77	
port 1 configuration 20	<u>.</u>	
port 2 (P27 - P20) 20	port 2 configuration 75	
port 2 (P37 - P30) 21	port 3 mode 76	
port 2 configuration 21	port configuration 55, 75	
port 3 configuration 22	SMR2(F)0Dh 40	
port 3 counter/timer configuration 24	stack pointer high 81	
reset) 25	stack pointer low 81	
XTAL1 (time-based input 18	stop mode recovery 57	
XTAL2 (time-based output) 18	stop mode recovery 2 61	
ping-pong mode 48	stop-mode recovery 73	
port 0 configuration 19	stop-mode recovery 2 74	
port 0 pin function 18	T16 control 69	
port 1 configuration 20	T8 and T16 common control functions 67	
port 1 pin function 19	T8/T16 control 70	
port 2 configuration 21	TC16H(D)07h 32	
port 2 pin function 20	TC16L(D)06h 33	
port 3 configuration 22	TC8 control 66	
port 3 pin function 21	TC8H(D)05h 33	
port 3counter/timer configuration 24	TC8L(D)04h 33	
port configuration register 55	voltage detection 71	
power connections 3	watch-dog timer 75	
power supply 5	register description	
program memory 25	Counter/Timer2 LS-Byte Hold 33	
map 26	Counter/Timer2 MS-Byte Hold 32	
R	Counter/Timer8 Control 33	
ratings, absolute maximum 10	Counter/Timer8 High Hold 33	
register 61	Counter/Timer8 Low Hold 33	
CTR(D)01h 35	CTR2 Counter/Timer 16 Control 37	
CTR0(D)00h 33	CTR3 T8/T16 Control 39	
CTR2(D)02h 37	Stop Mode Recovery2 40	
CTR3(D)03h 39	T16_Capture_LO 32	
flag 80	T8 and T16 Common functions 35	
HI16(D)09h 32	T8_Capture_HI 32	