E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 16 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323has2016g |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





| P25 P26 P27 P04 P05 P07 V _{DD} XTAL2 XTAL1 P31 P32 P34 | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 | 28-Pin PDIP SOIC SSOP CDIP* | 28 27 26 25 24 23 22 21 20 19 18 17 16 | P24 P23 P22 P21 P20 P03 V_{SS} P02 P01 P00 Pref1/P30 P36 P35 |
|--|---|---|--|--|
| P34 🗖 | 14 | | 15 | 🖵 P35 |

Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration

Table 5. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification

| Pin | Symbol | Direction | Description |
|-------|-----------------|--------------|--|
| 1-3 | P25-P27 | Input/Output | Port 2, Bits 5,6,7 |
| 4-7 | P04-P07 | Input/Output | Port 0, Bits 4,5,6,7 |
| 8 | V _{DD} | | Power supply |
| 9 | XTAL2 | Output | Crystal, oscillator clock |
| 10 | XTAL1 | Input | Crystal, oscillator clock |
| 11-13 | P31-P33 | Input | Port 3, Bits 1,2,3 |
| 14 | P34 | Output | Port 3, Bit 4 |
| 15 | P35 | Output | Port 3, Bit 5 |
| 16 | P37 | Output | Port 3, Bit 7 |
| 17 | P36 | Output | Port 3, Bit 6 |
| 18 | Pref1/P30 | Input | Analog ref input; connect to V _{CC} if not used |
| | Port 3 Bit 0 | | Input for Pref1/P30 |
| 19-21 | P00-P02 | Input/Output | Port 0, Bits 0,1,2 |
| 22 | V _{SS} | | Ground |
| 23 | P03 | Input/Output | Port 0, Bit 3 |
| 24-28 | P20-P24 | Input/Output | Port 2, Bits 0-4 |








Figure 12. Port 3 Configuration

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edgedetection circuit is through P31 or P20 (see "T8 and T16 Common Functions—



CTR1(0D)01H" on page 35). Other edge detect and IRQ modes are described in Table 14.

Note: Comparators are powered down by entering Stop Mode. For P31–P33 to be used in a Stop Mode Recovery (SMR) source, these inputs must be placed into digital mode.

| Pin | I/O | Counter/Timers | Comparator | Interrupt |
|-----------|-----|----------------|------------|-----------|
| Pref1/P30 | IN | | RF1 | |
| P31 | IN | IN | AN1 | IRQ2 |
| P32 | IN | | AN2 | IRQ0 |
| P33 | IN | | RF2 | IRQ1 |
| P34 | OUT | Т8 | AO1 | |
| P35 | OUT | T16 | | |
| P36 | OUT | T8/16 | | |
| P37 | OUT | | AO2 | |
| P20 | I/O | IN | | |

Table 14. Port 3 Pin Function Summary

>

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 13). Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.







Figure 17. Register Pointer—Detail

Stack

The internal register file is used for the stack. An 8-bit Stack Pointer SPL (R255) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register.



Timers

T8_Capture_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

| Field | Bit Position | | Description | |
|---------------|--------------|-----|---------------------------|--|
| T8_Capture_HI | [7:0] | R/W | Captured Data - No Effect | |

T8_Capture_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

| Field | Bit Position | | Description | |
|---------------|--------------|-----|---------------------------|--|
| T8_Capture_L0 | [7:0] | R/W | Captured Data - No Effect | |

T16_Capture_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

| Field | Bit Position | | Description | |
|----------------|--------------|-----|---------------------------|--|
| T16_Capture_HI | [7:0] | R/W | Captured Data - No Effect | |

T16_Capture_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

| Field | Bit Position | Description |
|----------------|--------------|-------------------------------|
| T16_Capture_LO | [7:0] | R/W Captured Data - No Effect |

Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T16_Data_HI | [7:0] | R/W | Data |



33

Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T16_Data_LO | [7:0] | R/W | Data |

Counter/Timer8 High Hold Register—TC8H(D)05H

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T8_Level_HI | [7:0] | R/W | Data |

Counter/Timer8 Low Hold Register—TC8L(D)04H

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T8_Level_LO | [7:0] | R/W | Data |

CTR0 Counter/Timer8 Control Register—CTR0(D)00H

Table 15 lists and briefly describes the fields for this register.

| Field | Bit Position | | Value | Description |
|------------------|---------------------|-----|-------|--------------------------------|
| T8_Enable | 7 | R/W | 0* | Counter Disabled |
| | | | 1 | Counter Enabled |
| | | | 0 | Stop Counter |
| | | | 1 | Enable Counter |
| Single/Modulo-N | -6 | R/W | 0* | Modulo-N |
| | | | 1 | Single Pass |
| Time_Out | 5 | R/W | 0** | No Counter Time-Out |
| | | | 1 | Counter Time-Out Occurred |
| | | | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |
| T8 _Clock | 43 | R/W | 0 0** | SCLK |
| | | | 0 1 | SCLK/2 |
| | | | 10 | SCLK/4 |
| | | | 11 | SCLK/8 |
| Capture_INT_Mask | 2 | R/W | 0** | Disable Data Capture Interrupt |
| - | | | 1 | Enable Data Capture Interrupt |



35

Capture_INT_Mask

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

Counter_INT_Mask

Set this bit to allow an interrupt when T8 has a timeout.

P34_Out

This bit defines whether P34 is used as a normal output pin or the T8 output.

T8 and T16 Common Functions—CTR1(0D)01H

This register controls the functions in common with the T8 and T16.

Table 16 lists and briefly describes the fields for this register.

| Field | Bit Position | | Value | Description |
|-------------------|--------------|-----|-------|-------------------|
| Mode | 7 | R/W | 0* | Transmit Mode |
| | | | | Demodulation Mode |
| P36_Out/ | -6 | R/W | | Transmit Mode |
| Demodulator_Input | | | 0* | Port Output |
| | | | 1 | T8/T16 Output |
| | | | | Demodulation Mode |
| | | | 0* | P31 |
| | | | 1 | P20 |
| T8/T16_Logic/ | 54 | R/W | | Transmit Mode |
| Edge _Detect | | | 00** | AND |
| - | | | 01 | OR |
| | | | 10 | NOR |
| | | | 11 | NAND |
| | | | | Demodulation Mode |
| | | | 00** | Falling Edge |
| | | | 01 | Rising Edge |
| | | | 10 | Both Edges |
| | | | 11 | Reserved |

Table 16. CTR1(0D)01H T8 and T16 Common Functions



| Field | Bit Position | | Value | Description |
|-------------------|--------------|-----|-------|------------------------|
| Transmit_Submode/ | 32 | R/W | | Transmit Mode |
| Glitch_Filter | | | 00* | Normal Operation |
| | | | 01 | Ping-Pong Mode |
| | | | 10 | T16_Out = 0 |
| | | | 11 | T16_Out = 1 |
| | | | | Demodulation Mode |
| | | | 00* | No Filter |
| | | | 01 | 4 SCLK Cycle |
| | | | 10 | 8 SCLK Cycle |
| | | | 11 | Reserved |
| Initial_T8_Out/ | 1- | | | Transmit Mode |
| Rising Edge | | R/W | 0* | T8_OUT is 0 Initially |
| | | | 1 | T8_OUT is 1 Initially |
| | | | | Demodulation Mode |
| | | R | 0* | No Rising Edge |
| | | | 1 | Rising Edge Detected |
| | | W | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |
| Initial_T16_Out/ | 0 | | | Transmit Mode |
| Falling_Edge | | R/W | 0* | T16_OUT is 0 Initially |
| | | | 1 | T16_OUT is 1 Initially |
| | | | | Demodulation Mode |
| | | R | 0* | No Falling Edge |
| | | | 1 | Falling Edge Detected |
| | | W | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |

Table 16.CTR1(0D)01H T8 and T16 Common Functions (Continued)

Note:

*Default at Power-On Reset

*Default at Power-On Reset. Not reset with Stop Mode recovery.

Mode

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

P36_Out/Demodulator_Input

In TRANSMIT Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.



into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFH (see Figure 23 and Figure 24).



Figure 23. Demodulation Mode Count Capture Flowchart



48

If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

Ping-Pong Mode

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1, D1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.

>

Note: Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.



Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XORgate input (Figure 35 on page 59) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/ TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address OBH.

ZGP323H Product Specification



Table 22. Stop Mode Recovery Source

| SMR:432 | | | Operation | | |
|---------|----|----|------------------------------------|--|--|
| D4 | D3 | D2 | Description of Action | | |
| 0 | 0 | 0 | POR and/or external reset recovery | | |
| 0 | 0 | 1 | Reserved | | |
| 0 | 1 | 0 | P31 transition | | |
| 0 | 1 | 1 | P32 transition | | |
| 1 | 0 | 0 | P33 transition | | |
| 1 | 0 | 1 | P27 transition | | |
| 1 | 1 | 0 | Logical NOR of P20 through P23 | | |
| 1 | 1 | 1 | Logical NOR of P20 through P27 | | |

Note: Any Port 2 bit defined as an output drives the corresponding input to the default state. This condition allows the remaining inputs to control the AND/OR function. Refer to SMR2 register on page 61 for other recover sources.

Stop Mode Recovery Delay Select (D5)

This bit, if Low, disables the T_{POR} delay after Stop Mode Recovery. The default configuration of this bit is 1. If the "fast" wake up is selected, the Stop Mode Recovery source must be kept active for at least 5 TpC.

Note: This bit must be set to 1 if using a crystal or resonator clock source. The T_{POR} delay allows the clock source to stabilize before executing instructions.

Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the device from Stop Mode. A 0 indicates Low level recovery. The default is 0 on POR.

Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).



Stop Mode Recovery Register 2 (SMR2)

This register determines the mode of Stop Mode Recovery for SMR2 (Figure 36).

SMR2(0F)DH

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|----|----|----|----|----|----|----|----|--|
| | | | | | | | | Reserved (Must be 0) Reserved (Must be 0) Stop-Mode Recovery Source 2 000 POR Only * 001 NAND P20, P21, P22, P23 010 NAND P20, P21, P22, P23, P24, P25, P26, P27 011 NOR P31, P32, P33 100 NAND P31, P32, P33 101 NOR P31, P32, P33, P00, P07 110 NAND P31, P32, P33, P00, P07 111 NAND P31, P32, P33, P20, P21, P22 |
| | | | | | | | | Reserved (Must be 0) |
| | | | | | | | | Recovery Level * * 0 Low * 1 High |
| | | | | | | | | Reserved (Must be 0) |

Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

* Default setting after reset

* * At the XOR gate input

Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only)

If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop Mode Recovery.



Note: Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23–P21) form the NAND equation.



LVD(0D)0CH



* Default setting after reset.

Figure 43. Voltage Detection Register


Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

Expanded Register File Control Registers (0F)

The expanded register file control registers (0F) are depicted in Figures 44 through Figure 57.



WDTMR(0F)0FH




* Default setting after reset. Not reset with a Stop Mode recovery.

Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only)

Standard Control Registers

R246 P2M(F6H)



* Default setting after reset. Not reset with a Stop Mode recovery.

Figure 48. Port 2 Mode Register (F6H: Write Only)



R254 SPH(FEH)



Figure 56. Stack Pointer High (FEH: Read/Write)

R255 SPL(FFH)



Stack Pointer Low Byte (SP7–SP0)


Figure 57. Stack Pointer Low (FFH: Read/Write)

Package Information


Package information for all versions of ZGP323H is depicted in Figures 59 through Figure 68.







| CVALDOL | | MILLIMETER | | INCH | | | |
|---------|------|------------|------|------------|-------|-------|--|
| SYMBOL | MIN | NOM | MAX | MIN | NOM | MAX | |
| A | 1.73 | 1.85 | 1.98 | 0.068 | 0.073 | 0.078 | |
| A1 | 0.05 | 0.13 | 0.21 | 0.002 | 0.005 | 0.008 | |
| A2 | 1.68 | 1.73 | 1.83 | 0.066 | 0.068 | 0.072 | |
| В | 0.25 | 0.30 | 0.38 | 0.010 | 0.012 | 0.015 | |
| С | 0.13 | 0.15 | 0.22 | 0.005 | 0.006 | 0.009 | |
| D | 7.07 | 7.20 | 7.33 | 0.278 | 0.283 | 0.289 | |
| E | 5.20 | 5.30 | 5.38 | 0.205 | 0.209 | 0.212 | |
| e | | 0.65 BSC | | 0.0256 BSC | | | |
| Н | 7.65 | 7.80 | 7.90 | 0.301 | 0.307 | 0.311 | |
| L | 0.56 | 0.75 | 0.94 | 0.022 | 0.030 | 0.037 | |
| Q1 | 0.74 | 0.78 | 0.82 | 0.029 | 0.031 | 0.032 | |



DETAIL A

Н

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 61. 20-Pin SSOP Package Diagram



16KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|---------------------|----------------|---------------------|
| ZGP323HSH4816C | 48-pin SSOP 16K OTP | ZGP323HSS2816C | 28-pin SOIC 16K OTP |
| ZGP323HSP4016C | 40-pin PDIP 16K OTP | ZGP323HSH2016C | 20-pin SSOP 16K OTP |
| ZGP323HSH2816C | 28-pin SSOP 16K OTP | ZGP323HSP2016C | 20-pin PDIP 16K OTP |
| ZGP323HSP2816C | 28-pin PDIP 16K OTP | ZGP323HSS2016C | 20-pin SOIC 16K OTP |

| 16KB Extended Temperature: -40° to +105°C | | | | | | | |
|---|---------------------|----------------|---------------------|--|--|--|--|
| Part Number | Description | Part Number | Description | | | | |
| ZGP323HEH4816C | 48-pin SSOP 16K OTP | ZGP323HES2816C | 28-pin SOIC 16K OTP | | | | |
| ZGP323HEP4016C | 40-pin PDIP 16K OTP | ZGP323HEH2016C | 20-pin SSOP 16K OTP | | | | |
| ZGP323HEH2816C | 28-pin SSOP 16K OTP | ZGP323HEP2016C | 20-pin PDIP 16K OTP | | | | |
| ZGP323HEP2816C | 28-pin PDIP 16K OTP | ZGP323HES2016C | 20-pin SOIC 16K OTP | | | | |

16KB Automotive Temperature: -40° to +125°CPart NumberDescriptionPart NumberDescriptionZGP323HAH4816C48-pin SSOP 16K OTPZGP323HAS2816C28-pin SOIC 16K OTPZGP323HAP4016C40-pin PDIP 16K OTPZGP323HAH2016C20-pin SSOP 16K OTPZGP323HAH2816C28-pin SSOP 16K OTPZGP323HAP2016C20-pin PDIP 16K OTPZGP323HAP2816C28-pin PDIP 16K OTPZGP323HAS2016C20-pin SOIC 16K OTPZGP323HAP2816C28-pin PDIP 16K OTPZGP323HAS2016C20-pin SOIC 16K OTPReplace C with G for Lead-Free Packaging

ZGP323H Z8[®] OTP Microcontroller with IR Timers



28-pin DIP/SOIC/SSOP 6 40- and 48-pin 8 40-pin DIP 7 48-pin SSOP 8 pin functions port 0 (P07 - P00) 18 port 0 (P17 - P10) 19 port 0 configuration 19 port 1 configuration 20 port 2 (P27 - P20) 20 port 2 (P37 - P30) 21 port 2 configuration 21 port 3 configuration 22 port 3 counter/timer configuration 24 reset) 25 XTAL1 (time-based input 18 XTAL2 (time-based output) 18 ping-pong mode 48 port 0 configuration 19 port 0 pin function 18 port 1 configuration 20 port 1 pin function 19 port 2 configuration 21 port 2 pin function 20 port 3 configuration 22 port 3 pin function 21 port 3counter/timer configuration 24 port configuration register 55 power connections 3 power supply 5 program memory 25 map 26 R ratings, absolute maximum 10 register 61 CTR(D)01h 35 CTR0(D)00h 33 CTR2(D)02h 37 CTR3(D)03h 39 flag 80 HI16(D)09h 32

HI8(D)0Bh 32 interrupt priority 78 interrupt request 79 interruptmask 79 L016(D)08h 32 L08(D)0Ah 32 LVD(D)0Ch 65 pointer 80 port 0 and 1 77 port 2 configuration 75 port 3 mode 76 port configuration 55, 75 SMR2(F)0Dh 40 stack pointer high 81 stack pointer low 81 stop mode recovery 57 stop mode recovery 2 61 stop-mode recovery 73 stop-mode recovery 274 T16 control 69 T8 and T16 common control functions 67 T8/T16 control 70 TC16H(D)07h 32 TC16L(D)06h 33 TC8 control 66 TC8H(D)05h 33 TC8L(D)04h 33 voltage detection 71 watch-dog timer 75 register description Counter/Timer2 LS-Byte Hold 33 Counter/Timer2 MS-Byte Hold 32 Counter/Timer8 Control 33 Counter/Timer8 High Hold 33 Counter/Timer8 Low Hold 33 CTR2 Counter/Timer 16 Control 37 CTR3 T8/T16 Control 39 Stop Mode Recovery2 40 T16 Capture LO 32 T8 and T16 Common functions 35 T8_Capture_HI 32

ZGP323H Z8[®] OTP Microcontroller with IR Timers



T8_Capture_LO 32 register file 30 expanded 26 register pointer 29 detail 31 reset pin function 25 resets and WDT 63 S SCLK circuit 58 single-pass mode T16_OUT 47 T8_OUT 43 stack 31 standard test conditions 10 standby modes 1 stop instruction, counter/timer 54 stop mode recovery 2 register 61 source 59 stop mode recovery 2 61 stop mode recovery register 57 Т T16 transmit mode 46 T16_Capture_HI 32 T8 transmit mode 40 T8_Capture_HI 32 test conditions, standard 10 test load diagram 10 timing diagram, AC 16 transmit mode flowchart 41 V VCC 5 voltage brown-out/standby 64 detection and flags 65 voltage detection register 71 W watch-dog timer mode registerwatch-dog timer mode register 62 time select 63

X XTAL1 5 XTAL1 pin function 18 XTAL2 5 XTAL2 pin function 18