

Welcome to [E-XFL.COM](http://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | -   |
| Peripherals                | HLVD, POR, WDT  |
| Number of I/O              | 16  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 237 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-SSOP (0.209", 5.30mm Width)  |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/zgp323heh2016c">https://www.e-xfl.com/product-detail/zilog/zgp323heh2016c</a> |



# Table of Contents

|   |     |
|---|-----|
| Revision History .....                              | iii |
| Development Features.....                           | 1   |
| General Description .....                           | 2   |
| Pin Description .....                               | 4   |
| Absolute Maximum Ratings .....                      | 10  |
| Standard Test Conditions .....                      | 10  |
| DC Characteristics .....                            | 11  |
| AC Characteristics .....                            | 16  |
| Pin Functions .....                                 | 18  |
| XTAL1 Crystal 1 (Time-Based Input) .....            | 18  |
| XTAL2 Crystal 2 (Time-Based Output) .....           | 18  |
| Port 0 (P07–P00) .....                              | 18  |
| Port 1 (P17–P10) .....                              | 19  |
| Port 2 (P27–P20) .....                              | 20  |
| Port 3 (P37–P30) .....                              | 21  |
| RESET (Input, Active Low) .....                     | 25  |
| Functional Description .....                        | 25  |
| Program Memory .....                                | 25  |
| RAM .....   | 25  |
| Expanded Register File .....                        | 26  |
| Register File .....                                 | 30  |
| Stack .....   | 31  |
| Timers .....  | 32  |
| Counter/Timer Functional Blocks .....               | 40  |
| Expanded Register File Control Registers (0D) ..... | 66  |
| Expanded Register File Control Registers (0F) ..... | 71  |
| Standard Control Registers .....                    | 75  |
| Package Information .....                           | 81  |
| Ordering Information .....                          | 90  |



# List of Figures

|  |    |
|--|----|
| Figure 1. Functional Block Diagram .....                         | 3  |
| Figure 2. Counter/Timers Diagram .....                           | 4  |
| Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....    | 5  |
| Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....    | 6  |
| Figure 5. 40-Pin PDIP/CDIP* Pin Configuration .....              | 7  |
| Figure 6. 48-Pin SSOP Pin Configuration .....                    | 8  |
| Figure 7. Test Load Diagram .....                                | 10 |
| Figure 8. AC Timing Diagram .....                                | 16 |
| Figure 9. Port 0 Configuration .....                             | 19 |
| Figure 10. Port 1 Configuration .....                            | 20 |
| Figure 11. Port 2 Configuration .....                            | 21 |
| Figure 12. Port 3 Configuration .....                            | 22 |
| Figure 13. Port 3 Counter/Timer Output Configuration .....       | 24 |
| Figure 14. Program Memory Map (32K OTP) .....                    | 26 |
| Figure 15. Expanded Register File Architecture .....             | 28 |
| Figure 16. Register Pointer .....                                | 29 |
| Figure 17. Register Pointer—Detail .....                         | 31 |
| Figure 18. Glitch Filter Circuitry .....                         | 40 |
| Figure 19. Transmit Mode Flowchart .....                         | 41 |
| Figure 20. 8-Bit Counter/Timer Circuits .....                    | 42 |
| Figure 21. T8_OUT in Single-Pass Mode .....                      | 43 |
| Figure 22. T8_OUT in Modulo-N Mode .....                         | 43 |
| Figure 23. Demodulation Mode Count Capture Flowchart .....       | 44 |
| Figure 24. Demodulation Mode Flowchart .....                     | 45 |
| Figure 25. 16-Bit Counter/Timer Circuits .....                   | 46 |
| Figure 26. T16_OUT in Single-Pass Mode .....                     | 47 |
| Figure 27. T16_OUT in Modulo-N Mode .....                        | 47 |
| Figure 28. Ping-Pong Mode Diagram .....                          | 49 |
| Figure 29. Output Circuit .....                                  | 49 |
| Figure 30. Interrupt Block Diagram .....                         | 51 |
| Figure 31. Oscillator Configuration .....                        | 53 |
| Figure 32. Port Configuration Register (PCON) (Write Only) ..... | 55 |
| Figure 33. STOP Mode Recovery Register .....                     | 57 |

## Absolute Maximum Ratings

Stresses greater than those listed in Table 8 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

**Table 7. Absolute Maximum Ratings**


| Parameter  | Minimum | Maximum | Units | Notes |
|--|---------|---------|-------|-------|
| Ambient temperature under bias                                 | -40     | 125     | ° C   | 1     |
| Storage temperature  | -65     | +150    | ° C   |       |
| Voltage on any pin with respect to V <sub>SS</sub>             | -0.3    | 7.0     | V     | 2     |
| Voltage on V <sub>DD</sub> pin with respect to V <sub>SS</sub> | -0.3    | 7.0     | V     |       |
| Maximum current on input and/or inactive output pin            | -5      | +5      | µA    |       |
| Maximum output current from active output pin                  | -25     | +25     | mA    |       |
| Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub> |         | 75      | mA    |       |

Notes:

1. See Ordering Information.
2. This voltage applies to all pins except the following: V<sub>DD</sub>, P32, P33 and RESET.

## Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 7).



**Figure 7. Test Load Diagram**



**Table 9. GP323HS DC Characteristics (Continued)**

| Symbol           | Parameter                              | V <sub>CC</sub> | T <sub>A</sub> =0°C to +70°C |        |     |       | Notes  |
|------------------|--|-----------------|------------------------------|--------|-----|-------|--|
|                  |  |                 | Min                          | Typ(7) | Max | Units |  |
| I <sub>OL</sub>  | Output Leakage                         | 2.0-5.5         | -1                           |        | 1   | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>                  |
| I <sub>CC</sub>  | Supply Current                         | 2.0V            |                              | 1      | 3   | mA    | at 8.0 MHz   |
|                  |  | 3.6V            |                              | 5      | 10  | mA    | at 8.0 MHz   |
|                  |  | 5.5V            |                              | 10     | 15  | mA    | at 8.0 MHz   |
| I <sub>CC1</sub> | Standby Current (HALT Mode)            | 2.0V            |                              | 0.5    | 1.6 | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                  |
|                  |  | 3.6V            |                              | 0.8    | 2.0 | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                  |
|                  |  | 5.5V            |                              | 1.3    | 3.2 | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                  |
| I <sub>CC2</sub> | Standby Current (Stop Mode)            | 2.0V            |                              | 1.6    | 8   | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running |
|                  |  | 3.6V            |                              | 1.8    | 10  | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running |
|                  |  | 5.5V            |                              | 1.9    | 12  | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running |
|                  |  | 2.0V            |                              | 5      | 20  | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running  |
|                  |  | 3.6V            |                              | 8      | 30  | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running  |
| I <sub>LV</sub>  | Standby Current (Low Voltage)          |                 |                              | 1.2    | 6   | μA    | Measured at 1.3V                                       |
|                  |  |                 |                              |        |     |       | 4  |
| V <sub>BO</sub>  | V <sub>CC</sub> Low Voltage Protection |                 |                              | 1.9    | 2.0 | V     | 8MHz maximum Ext. CLK Freq.                            |
| V <sub>LVD</sub> | V <sub>CC</sub> Low Voltage Detection  |                 |                              | 2.4    |     | V     |  |
| V <sub>HVD</sub> | V <sub>CC</sub> High Voltage Detection |                 |                              | 2.7    |     | V     |  |

**Notes:**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to V<sub>CC</sub> and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.

**Table 10. GP323HE DC Characteristics**

| Symbol           | Parameter                | V <sub>CC</sub> | T <sub>A</sub> = -40°C to +105°C |        |                      |       | Notes                              |
|------------------|--------------------------|-----------------|----------------------------------|--------|----------------------|-------|------------------------------------|
|                  |                          |                 | Min                              | Typ(7) | Max                  | Units |                                    |
| V <sub>CC</sub>  | Supply Voltage           |                 | 2.0                              |        | 5.5                  | V     | See Note 5                         |
| V <sub>CH</sub>  | Clock Input High Voltage | 2.0-5.5         | 0.8 V <sub>CC</sub>              |        | V <sub>CC</sub> +0.3 | V     | Driven by External Clock Generator |
| V <sub>CL</sub>  | Clock Input Low Voltage  | 2.0-5.5         | V <sub>SS</sub> -0.3             |        | 0.4                  | V     | Driven by External Clock Generator |
| V <sub>IH</sub>  | Input High Voltage       | 2.0-5.5         | 0.7 V <sub>CC</sub>              |        | V <sub>CC</sub> +0.3 | V     |                                    |
| V <sub>IL</sub>  | Input Low Voltage        | 2.0-5.5         | V <sub>SS</sub> -0.3             |        | 0.2 V <sub>CC</sub>  | V     |                                    |
| V <sub>OH1</sub> | Output High Voltage      | 2.0-5.5         | V <sub>CC</sub> -0.4             |        |                      | V     | I <sub>OH</sub> = -0.5mA           |

**Table 11. GP323HA DC Characteristics (Continued)**

| Symbol           | Parameter                              | V <sub>CC</sub> | T <sub>A</sub> = -40°C to +125°C |        |     |       | Notes |
|------------------|--|-----------------|----------------------------------|--------|-----|-------|-------|
|                  |  |                 | Min                              | Typ(7) | Max | Units |       |
| V <sub>HVD</sub> | V <sub>CC</sub> High Voltage Detection |                 |                                  | 2.7    |     | V     |       |

**Notes:**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to V<sub>CC</sub> and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.

**Table 12. EPROM/OTP Characteristics**

| Symbol | Parameter                  | Min. | Typ. | Max. | Unit    | Notes |
|--------|----------------------------|------|------|------|---------|-------|
|        | Erase Time                 |      | 15   |      | Minutes | 1,3   |
|        | Data Retention @ use years |      | 10   |      | Years   | 2     |
|        | Program/Erase Endurance    | 100  |      |      | Cycles  | 1     |

**Notes:**

1. For windowed cerdip package only.
  2. Standard: 0°C to 70°C; Extended: -40°C to +105°C; Automotive: -40°C to +125°C.
- Determined using the Arrhenius model, which is an industry standard for estimating data retention of floating gate technologies:

$$AF = \exp[(Ea/k)(1/Tuse - 1/Tstress)]$$

Where:

Ea is the intrinsic activation energy (eV; typ. 0.8)

k is Boltzman's constant ( $8.67 \times 10^{-5}$  eV/°K)

°K = -273.16°C

Tuse = Use Temperature in °K

Tstress = Stress Temperature in °K

3. At a stable UV Lamp output of 20mW/CM<sup>2</sup>

## AC Characteristics

Figure 8 and Table 13 describe the Alternating Current (AC) characteristics.





Figure 8. AC Timing Diagram

### Z8® Standard Control Registers

Expanded Reg. Bank 0/Group 15\*\*

|      |          | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----------|----|----|----|----|----|----|----|----|
| FF   | SPL      | U  | U  | U  | U  | U  | U  | U  | U  |
| FE   | SPH      | U  | U  | U  | U  | U  | U  | U  | U  |
| FD   | RP       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| FC   | FLAGS    | U  | U  | U  | U  | U  | U  | U  | U  |
| FB   | IMR      | U  | U  | U  | U  | U  | U  | U  | U  |
| FA   | IRQ      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| F9   | IPR      | U  | U  | U  | U  | U  | U  | U  | U  |
| F8   | P01M     | 1  | 1  | 0  | 0  | 1  | 1  | 1  | 1  |
| * F7 | P3M      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| * F6 | P2M      | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| F5   | Reserved | U  | U  | U  | U  | U  | U  | U  | U  |
| F4   | Reserved | U  | U  | U  | U  | U  | U  | U  | U  |
| F3   | Reserved | U  | U  | U  | U  | U  | U  | U  | U  |
| F2   | Reserved | U  | U  | U  | U  | U  | U  | U  | U  |
| F1   | Reserved | U  | U  | U  | U  | U  | U  | U  | U  |
| F0   | Reserved | U  | U  | U  | U  | U  | U  | U  | U  |



U = Unknown

\* Is not reset with a Stop-Mode Recovery

\*\* All addresses are in hexadecimal

↑ Is not reset with a Stop-Mode Recovery, except Bit 0

↑↑ Bit 5 is not reset with a Stop-Mode Recovery

↑↑↑ Bits 5,4,3,2 not reset with a Stop-Mode Recovery


↑↑↑↑ Bits 5 and 4 not reset with a Stop-Mode Recovery

↑↑↑↑↑ Bits 5,4,3,2,1 not reset with a Stop-Mode Recovery

Figure 15. Expanded Register File Architecture



The upper nibble of the register pointer (see Figure 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z8 GP family, banks 0, F, and D are implemented. A  $0H$  in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from  $1H$  to  $FH$  exchanges the lower 16 registers to an expanded register bank.



**Figure 16. Register Pointer**

**Example: Z8 GP: (See Figure 15 on page 28)**

R253 RP = 00h  
R0 = Port 0  
R1 = Port 1  
R2 = Port 2  
R3 = Port 3

But if:

R253 RP = 0Dh  
R0 = CTR0  
R1 = CTR1  
R2 = CTR2  
R3 = Reserved

**Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H**

| <b>Field</b> | <b>Bit Position</b> | <b>Description</b> |      |
|--------------|---------------------|--------------------|------|
| T16_Data_LO  | [7:0]               | R/W                | Data |

**Counter/Timer8 High Hold Register—TC8H(D)05H**

| <b>Field</b> | <b>Bit Position</b> | <b>Description</b> |      |
|--------------|---------------------|--------------------|------|
| T8_Level_HI  | [7:0]               | R/W                | Data |

**Counter/Timer8 Low Hold Register—TC8L(D)04H**

| <b>Field</b> | <b>Bit Position</b> | <b>Description</b> |      |
|--------------|---------------------|--------------------|------|
| T8_Level_LO  | [7:0]               | R/W                | Data |

**CTR0 Counter/Timer8 Control Register—CTR0(D)00H**

Table 15 lists and briefly describes the fields for this register.

**Table 15. CTR0(D)00H Counter/Timer8 Control Register**

| <b>Field</b>     | <b>Bit Position</b> | <b>Value</b> | <b>Description</b> |                                |
|------------------|---------------------|--------------|--------------------|--------------------------------|
| T8_Enable        | 7-----              | R/W          | 0*                 | Counter Disabled               |
|                  |                     |              | 1                  | Counter Enabled                |
|                  |                     |              | 0                  | Stop Counter                   |
|                  |                     |              | 1                  | Enable Counter                 |
| Single/Modulo-N  | -6-----             | R/W          | 0*                 | Modulo-N                       |
|                  |                     |              | 1                  | Single Pass                    |
| Time_Out         | --5-----            | R/W          | 0**                | No Counter Time-Out            |
|                  |                     |              | 1                  | Counter Time-Out Occurred      |
|                  |                     |              | 0                  | No Effect                      |
|                  |                     |              | 1                  | Reset Flag to 0                |
| T8_Clock         | ---43---            | R/W          | 0 0**              | SCLK                           |
|                  |                     |              | 0 1                | SCLK/2                         |
|                  |                     |              | 1 0                | SCLK/4                         |
|                  |                     |              | 1 1                | SCLK/8                         |
| Capture_INT_Mask | -----2--            | R/W          | 0**                | Disable Data Capture Interrupt |
|                  |                     |              | 1                  | Enable Data Capture Interrupt  |

**Table 18. CTR3 (D)03H: T8/T16 Control Register (Continued)**

| Field    | Bit Position |        | Value  | Description                     |
|----------|--------------|--------|--------|---------------------------------|
| Reserved | ---43210     | R<br>W | 1<br>X | Always reads 11111<br>No Effect |


\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

## Counter/Timer Functional Blocks

### Input Circuit

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5–D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 18).

**Figure 18. Glitch Filter Circuitry**

### T8 Transmit Mode

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1; if it is 1, T8\_OUT is 0. See Figure 19.




Figure 24. Demodulation Mode Flowchart



### If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

### Ping-Pong Mode

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1, D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16\_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.

- **Note:** Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.



FF            NOP            ; clear the pipeline  
6F            Stop           ; enter Stop Mode


or

FF            NOP            ; clear the pipeline  
7F            HALT          ; enter HALT Mode

### Port Configuration Register

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00.

PCON(FH)00H



\* Default setting after reset

Figure 32. Port Configuration Register (PCON) (Write Only)

#### Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

#### Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.




### Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

### Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 59) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.

SMR(0F)0BH



\* Default after Power On Reset or Watch-Dog Reset

\*\* Default setting after Reset and Stop Mode Recovery

\*\*\* At the XOR gate input

\*\*\*\* Default setting after reset. Must be 1 if using a crystal or resonator clock source.

Figure 33. STOP Mode Recovery Register

### SCLK/TCLK Divide-by-16 Select (D0)


D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.

**Table 23. Watch-Dog Timer Time Select**

| D1 | D0 | Timeout of Internal RC-Oscillator |
|----|----|-----------------------------------|
| 0  | 0  | 5ms min.                          |
| 0  | 1  | 10ms min.                         |
| 1  | 0  | 20ms min.                         |
| 1  | 1  | 80ms min.                         |

**WDTMR During Halt (D2)**

This bit determines whether or not the WDT is active during HALT Mode. A 1 indicates active during HALT. The default is 1. See Figure 38.



\* CLR1 and CLR2 enable the WDT/POR and 18 Clock Reset timers respectively upon a Low-to-High transition.


**Figure 38. Resets and WDT**

## Expanded Register File Control Registers (0D)

The expanded register file control registers (0D) are depicted in Figure 39 through Figure 43.

CTR0(0D)00H

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|




\* Default setting after reset.

\*\* Default setting after Reset.. Not reset with a Stop-Mode recovery.

Figure 39. TC8 Control Register ((0D)00H: Read/Write Except Where Noted)

## SMR2(0F)0DH

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|



Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.


\* Default setting after reset. Not reset with a Stop Mode recovery.

\*\* At the XOR gate input

**Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)**




R254 SPH(FEH)



General-Purpose Register

Figure 56. Stack Pointer High (FEH: Read/Write)

R255 SPL(FFH)



Stack Pointer Low  
Byte (SP7–SP0)

Figure 57. Stack Pointer Low (FFH: Read/Write)

## Package Information

Package information for all versions of ZGP323H is depicted in Figures 59 through Figure 68.



---

**8KB Standard Temperature: 0° to +70°C**

| Part Number    | Description        | Part Number    | Description        |
|----------------|--------------------|----------------|--------------------|
| ZGP323HSH4808C | 48-pin SSOP 8K OTP | ZGP323HSS2808C | 28-pin SOIC 8K OTP |
| ZGP323HSP4008C | 40-pin PDIP 8K OTP | ZGP323HSH2008C | 20-pin SSOP 8K OTP |
| ZGP323HSH2808C | 28-pin SSOP 8K OTP | ZGP323HSP2008C | 20-pin PDIP 8K OTP |
| ZGP323HSP2808C | 28-pin PDIP 8K OTP | ZGP323HSS2008C | 20-pin SOIC 8K OTP |

---

**8KB Extended Temperature: -40° to +105°C**

| Part Number    | Description        | Part Number    | Description        |
|----------------|--------------------|----------------|--------------------|
| ZGP323HEH4808C | 48-pin SSOP 8K OTP | ZGP323HES2808C | 28-pin SOIC 8K OTP |
| ZGP323HEP4008C | 40-pin PDIP 8K OTP | ZGP323HEH2008C | 20-pin SSOP 8K OTP |
| ZGP323HEH2808C | 28-pin SSOP 8K OTP | ZGP323HEP2008C | 20-pin PDIP 8K OTP |
| ZGP323HEP2808C | 28-pin PDIP 8K OTP | ZGP323HES2008C | 20-pin SOIC 8K OTP |

---

**8KB Automotive Temperature: -40° to +125°C**

| Part Number     | Description        | Part Number     | Description        |
|-----------------|--------------------|-----------------|--------------------|
| ZGP323HAAH4808C | 48-pin SSOP 8K OTP | ZGP323HAS2808C  | 28-pin SOIC 8K OTP |
| ZGP323HAP4008C  | 40-pin PDIP 8K OTP | ZGP323HAAH2008C | 20-pin SSOP 8K OTP |
| ZGP323HAAH2808C | 28-pin SSOP 8K OTP | ZGP323HAP2008C  | 20-pin PDIP 8K OTP |
| ZGP323HAP2808C  | 28-pin PDIP 8K OTP | ZGP323HAS2008C  | 20-pin SOIC 8K OTP |

---

Replace C with G for Lead-Free Packaging

---

---