



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                          |
| Core Processor             | Z8                                                                                                                                |
| Core Size                  | 8-Bit                                                                                                                             |
| Speed                      | 8MHz                                                                                                                              |
| Connectivity               | -                                                                                                                                 |
| Peripherals                | HLVD, POR, WDT                                                                                                                    |
| Number of I/O              | 24                                                                                                                                |
| Program Memory Size        | 4KB (4K x 8)                                                                                                                      |
| Program Memory Type        | OTP                                                                                                                               |
| EEPROM Size                | -                                                                                                                                 |
| RAM Size                   | 237 x 8                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V                                                                                                                         |
| Data Converters            | -                                                                                                                                 |
| Oscillator Type            | Internal                                                                                                                          |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                     |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)                                                                                                    |
| Supplier Device Package    | -                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/zgp323heh2804c">https://www.e-xfl.com/product-detail/zilog/zgp323heh2804c</a> |



# List of Figures

|            |                                                 |    |
|------------|-------------------------------------------------|----|
| Figure 1.  | Functional Block Diagram                        | 3  |
| Figure 2.  | Counter/Timers Diagram                          | 4  |
| Figure 3.  | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration   | 5  |
| Figure 4.  | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration   | 6  |
| Figure 5.  | 40-Pin PDIP/CDIP* Pin Configuration             | 7  |
| Figure 6.  | 48-Pin SSOP Pin Configuration                   | 8  |
| Figure 7.  | Test Load Diagram                               | 10 |
| Figure 8.  | AC Timing Diagram                               | 16 |
| Figure 9.  | Port 0 Configuration                            | 19 |
| Figure 10. | Port 1 Configuration                            | 20 |
| Figure 11. | Port 2 Configuration                            | 21 |
| Figure 12. | Port 3 Configuration                            | 22 |
| Figure 13. | Port 3 Counter/Timer Output Configuration       | 24 |
| Figure 14. | Program Memory Map (32K OTP)                    | 26 |
| Figure 15. | Expanded Register File Architecture             | 28 |
| Figure 16. | Register Pointer                                | 29 |
| Figure 17. | Register Pointer—Detail                         | 31 |
| Figure 18. | Glitch Filter Circuitry                         | 40 |
| Figure 19. | Transmit Mode Flowchart                         | 41 |
| Figure 20. | 8-Bit Counter/Timer Circuits                    | 42 |
| Figure 21. | T8_OUT in Single-Pass Mode                      | 43 |
| Figure 22. | T8_OUT in Modulo-N Mode                         | 43 |
| Figure 23. | Demodulation Mode Count Capture Flowchart       | 44 |
| Figure 24. | Demodulation Mode Flowchart                     | 45 |
| Figure 25. | 16-Bit Counter/Timer Circuits                   | 46 |
| Figure 26. | T16_OUT in Single-Pass Mode                     | 47 |
| Figure 27. | T16_OUT in Modulo-N Mode                        | 47 |
| Figure 28. | Ping-Pong Mode Diagram                          | 49 |
| Figure 29. | Output Circuit                                  | 49 |
| Figure 30. | Interrupt Block Diagram                         | 51 |
| Figure 31. | Oscillator Configuration                        | 53 |
| Figure 32. | Port Configuration Register (PCON) (Write Only) | 55 |
| Figure 33. | STOP Mode Recovery Register                     | 57 |



Figure 68. 48-Pin SSOP Package Design ..... 89



# List of Tables

|           |                                                          |     |
|-----------|----------------------------------------------------------|-----|
| Table 1.  | Revision History of this Document . . . . .              | iii |
| Table 2.  | Features . . . . .                                       | 1   |
| Table 3.  | Power Connections . . . . .                              | 3   |
| Table 4.  | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification . . . . . | 5   |
| Table 5.  | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification . . . . . | 6   |
| Table 6.  | 40- and 48-Pin Configuration . . . . .                   | 8   |
| Table 7.  | Absolute Maximum Ratings . . . . .                       | 10  |
| Table 8.  | Capacitance . . . . .                                    | 11  |
| Table 9.  | GP323HS DC Characteristics . . . . .                     | 11  |
| Table 10. | GP323HE DC Characteristics . . . . .                     | 12  |
| Table 11. | GP323HA DC Characteristics . . . . .                     | 14  |
| Table 12. | EPROM/OTP Characteristics . . . . .                      | 15  |
| Table 13. | AC Characteristics . . . . .                             | 17  |
| Table 14. | Port 3 Pin Function Summary. . . . .                     | 23  |
| Table 15. | CTR1(0D)01H T8 and T16 Common Functions . . . . .        | 35  |
| Table 16. | Interrupt Types, Sources, and Vectors . . . . .          | 52  |
| Table 17. | IRQ Register. . . . .                                    | 52  |
| Table 18. | SMR2(F)0DH:Stop Mode Recovery Register 2* . . . . .      | 58  |
| Table 19. | Stop Mode Recovery Source . . . . .                      | 60  |
| Table 20. | Watch-Dog Timer Time Select . . . . .                    | 63  |
| Table 21. | EPROM Selectable Options . . . . .                       | 64  |

## Capacitance

Table 8 lists the capacitances.

**Table 8. Capacitance**

| Parameter                                                                                                                  | Maximum |
|----------------------------------------------------------------------------------------------------------------------------|---------|
| Input capacitance                                                                                                          | 12pF    |
| Output capacitance                                                                                                         | 12pF    |
| I/O capacitance                                                                                                            | 12pF    |
| Note: $T_A = 25^\circ\text{C}$ , $V_{CC} = \text{GND} = 0\text{V}$ , $f = 1.0\text{MHz}$ , unmeasured pins returned to GND |         |

## DC Characteristics

**Table 9. GP323HS DC Characteristics**

| Symbol       | Parameter                                | $V_{CC}$ | $T_A = 0^\circ\text{C to } +70^\circ\text{C}$ |        |                  | Units            | Conditions                                             | Notes |
|--------------|------------------------------------------|----------|-----------------------------------------------|--------|------------------|------------------|--------------------------------------------------------|-------|
|              |                                          |          | Min                                           | Typ(7) | Max              |                  |                                                        |       |
| $V_{CC}$     | Supply Voltage                           |          | 2.0                                           |        | 5.5              | V                | See Note 5                                             | 5     |
| $V_{CH}$     | Clock Input High Voltage                 | 2.0-5.5  | $0.8 V_{CC}$                                  |        | $V_{CC}+0.3$     | V                | Driven by External Clock Generator                     |       |
| $V_{CL}$     | Clock Input Low Voltage                  | 2.0-5.5  | $V_{SS}-0.3$                                  |        | 0.4              | V                | Driven by External Clock Generator                     |       |
| $V_{IH}$     | Input High Voltage                       | 2.0-5.5  | $0.7 V_{CC}$                                  |        | $V_{CC}+0.3$     | V                |                                                        |       |
| $V_{IL}$     | Input Low Voltage                        | 2.0-5.5  | $V_{SS}-0.3$                                  |        | $0.2 V_{CC}$     | V                |                                                        |       |
| $V_{OH1}$    | Output High Voltage                      | 2.0-5.5  | $V_{CC}-0.4$                                  |        |                  | V                | $I_{OH} = -0.5\text{mA}$                               |       |
| $V_{OH2}$    | Output High Voltage (P36, P37, P00, P01) | 2.0-5.5  | $V_{CC}-0.8$                                  |        |                  | V                | $I_{OH} = -7\text{mA}$                                 |       |
| $V_{OL1}$    | Output Low Voltage                       | 2.0-5.5  |                                               |        | 0.4              | V                | $I_{OL} = 4.0\text{mA}$                                |       |
| $V_{OL2}$    | Output Low Voltage (P00, P01, P36, P37)  | 2.0-5.5  |                                               |        | 0.8              | V                | $I_{OL} = 10\text{mA}$                                 |       |
| $V_{OFFSET}$ | Comparator Input Offset Voltage          | 2.0-5.5  |                                               |        | 25               | mV               |                                                        |       |
| $V_{REF}$    | Comparator Reference Voltage             | 2.0-5.5  | 0                                             |        | $V_{CC}$<br>1.75 | V                |                                                        |       |
| $I_{IL}$     | Input Leakage                            | 2.0-5.5  | -1                                            |        | 1                | $\mu\text{A}$    | $V_{IN} = 0\text{V}$ , $V_{CC}$<br>Pull-ups disabled   |       |
| $R_{PU}$     | Pull-up Resistance                       | 2.0V     | 225                                           |        | 675              | $\text{K}\Omega$ | $V_{IN} = 0\text{V}$ ; Pullups selected by mask option |       |
|              |                                          | 3.6V     | 75                                            |        | 275              | $\text{K}\Omega$ |                                                        |       |
|              |                                          | 5.0V     | 40                                            |        | 160              | $\text{K}\Omega$ |                                                        |       |




Table 10. GP323HE DC Characteristics (Continued)

| Symbol              | Parameter                                | V <sub>CC</sub> | T <sub>A</sub> = -40°C to +105°C |        |                          | Units | Conditions                                                 | Notes   |
|---------------------|------------------------------------------|-----------------|----------------------------------|--------|--------------------------|-------|------------------------------------------------------------|---------|
|                     |                                          |                 | Min                              | Typ(7) | Max                      |       |                                                            |         |
| V <sub>OH2</sub>    | Output High Voltage (P36, P37, P00, P01) | 2.0-5.5         | V <sub>CC</sub> -0.8             |        |                          | V     | I <sub>OH</sub> = -7mA                                     |         |
| V <sub>OL1</sub>    | Output Low Voltage                       | 2.0-5.5         |                                  |        | 0.4                      | V     | I <sub>OL</sub> = 4.0mA                                    |         |
| V <sub>OL2</sub>    | Output Low Voltage (P00, P01, P36, P37)  | 2.0-5.5         |                                  |        | 0.8                      | V     | I <sub>OL</sub> = 10mA                                     |         |
| V <sub>OFFSET</sub> | Comparator Input Offset Voltage          | 2.0-5.5         |                                  |        | 25                       | mV    |                                                            |         |
| V <sub>REF</sub>    | Comparator Reference Voltage             | 2.0-5.5         | 0                                |        | V <sub>DD</sub><br>-1.75 | V     |                                                            |         |
| I <sub>IL</sub>     | Input Leakage                            | 2.0-5.5         | -1                               |        | 1                        | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub><br>Pull-ups disabled |         |
| R <sub>PU</sub>     | Pull-up Resistance                       | 2.0V            | 200.0                            |        | 700.0                    | KΩ    | V <sub>IN</sub> = 0V; Pullups selected by mask option      |         |
|                     |                                          | 3.6V            | 50.0                             |        | 300.0                    | KΩ    |                                                            |         |
|                     |                                          | 5.0V            | 25.0                             |        | 175.0                    | KΩ    |                                                            |         |
| I <sub>OL</sub>     | Output Leakage                           | 2.0-5.5         | -1                               |        | 1                        | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>                      |         |
| I <sub>CC</sub>     | Supply Current                           | 2.0V            |                                  | 1      | 3                        | mA    | at 8.0 MHz                                                 | 1, 2    |
|                     |                                          | 3.6V            |                                  | 5      | 10                       | mA    | at 8.0 MHz                                                 | 1, 2    |
|                     |                                          | 5.5V            |                                  | 10     | 15                       | mA    | at 8.0 MHz                                                 | 1, 2    |
| I <sub>CC1</sub>    | Standby Current (HALT Mode)              | 2.0V            |                                  | 0.5    | 1.6                      | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                      | 1, 2, 6 |
|                     |                                          | 3.6V            |                                  | 0.8    | 2.0                      | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                      | 1, 2, 6 |
|                     |                                          | 5.5V            |                                  | 1.3    | 3.2                      | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                      | 1, 2, 6 |
| I <sub>CC2</sub>    | Standby Current (Stop Mode)              | 2.0V            |                                  | 1.6    | 12                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running     | 3       |
|                     |                                          | 3.6V            |                                  | 1.8    | 15                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running     | 3       |
|                     |                                          | 5.5V            |                                  | 1.9    | 18                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running     | 3       |
|                     |                                          | 2.0V            |                                  | 5      | 30                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running      | 3       |
|                     |                                          | 3.6V            |                                  | 8      | 40                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running      | 3       |
|                     |                                          | 5.5V            |                                  | 15     | 60                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running      | 3       |
| I <sub>LV</sub>     | Standby Current (Low Voltage)            |                 |                                  | 1.2    | 6                        | μA    | Measured at 1.3V                                           | 4       |
| V <sub>BO</sub>     | V <sub>CC</sub> Low Voltage Protection   |                 |                                  | 1.9    | 2.15                     | V     | 8MHz maximum Ext. CLK Freq.                                |         |
| V <sub>LVD</sub>    | V <sub>CC</sub> Low Voltage Detection    |                 |                                  | 2.4    |                          | V     |                                                            |         |
| V <sub>HVD</sub>    | V <sub>CC</sub> High Voltage Detection   |                 |                                  | 2.7    |                          | V     |                                                            |         |

**Notes:**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to V<sub>CC</sub> and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.



**Figure 10. Port 1 Configuration**

## Port 2 (P27–P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 11). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode.

**Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T16_Data_LO | [7:0]        | R/W Data    |

**Counter/Timer8 High Hold Register—TC8H(D)05H**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_HI | [7:0]        | R/W Data    |

**Counter/Timer8 Low Hold Register—TC8L(D)04H**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_LO | [7:0]        | R/W Data    |

**CTR0 Counter/Timer8 Control Register—CTR0(D)00H**

Table 15 lists and briefly describes the fields for this register.

**Table 15. CTR0(D)00H Counter/Timer8 Control Register**

| Field            | Bit Position |     | Value | Description                    |
|------------------|--------------|-----|-------|--------------------------------|
| T8_Enable        | 7-----       | R/W | 0*    | Counter Disabled               |
|                  |              |     | 1     | Counter Enabled                |
|                  |              |     | 0     | Stop Counter                   |
|                  |              |     | 1     | Enable Counter                 |
| Single/Modulo-N  | -6-----      | R/W | 0*    | Modulo-N                       |
|                  |              |     | 1     | Single Pass                    |
| Time_Out         | --5-----     | R/W | 0**   | No Counter Time-Out            |
|                  |              |     | 1     | Counter Time-Out Occurred      |
|                  |              |     | 0     | No Effect                      |
|                  |              |     | 1     | Reset Flag to 0                |
| T8_Clock         | ---43---     | R/W | 0 0** | SCLK                           |
|                  |              |     | 0 1   | SCLK/2                         |
|                  |              |     | 1 0   | SCLK/4                         |
|                  |              |     | 1 1   | SCLK/8                         |
| Capture_INT_Mask | ----2--      | R/W | 0**   | Disable Data Capture Interrupt |
|                  |              |     | 1     | Enable Data Capture Interrupt  |

**Table 18. CTR3 (D)03H: T8/T16 Control Register (Continued)**

| Field    | Bit Position |   | Value | Description        |
|----------|--------------|---|-------|--------------------|
| Reserved | ---43210     | R | 1     | Always reads 11111 |
|          |              | W | x     | No Effect          |


\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

## Counter/Timer Functional Blocks

### Input Circuit

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5–D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 18).



**Figure 18. Glitch Filter Circuitry**

### T8 Transmit Mode

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1; if it is 1, T8\_OUT is 0. See Figure 19.




Figure 24. Demodulation Mode Flowchart

### If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from `FFFFh`. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

### Ping-Pong Mode

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1, D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16\_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.

- **Note:** Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.




Figure 30. Interrupt Block Diagram



### Power-On Reset

A timer circuit clocked by a dedicated on-board RC-oscillator is used for the Power-On Reset (POR) timer function. The POR time allows  $V_{DD}$  and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- Power Fail to Power OK status, including Waking up from  $V_{BO}$  Standby
- Stop-Mode Recovery (if D5 of SMR = 1)
- WDT Timeout

The POR timer is 2.5 ms minimum. Bit 5 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock).

### HALT Mode

This instruction turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, and IRQ5 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after HALT Mode.

### STOP Mode

This instruction turns off the internal clock and external crystal oscillation, reducing the standby current to 10  $\mu$ A or less. STOP Mode is terminated only by a reset, such as WDT timeout, POR, SMR or external reset. This condition causes the processor to restart the application program at address 000CH. To enter STOP (or HALT) mode, first flush the instruction pipeline to avoid suspending execution in mid-instruction. Execute a NOP (Opcode = FFH) immediately before the appropriate sleep instruction, as follows:




```
FF      NOP      ; clear the pipeline
6F      Stop     ; enter Stop Mode

or

FF      NOP      ; clear the pipeline
7F      HALT     ; enter HALT Mode
```

Port Configuration Register

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00. PCON(FH)00H



\* Default setting after reset

Figure 32. Port Configuration Register (PCON) (Write Only)


Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

SMR(0F)0BH



\* Default after Power On Reset or Watch-Dog Reset

\*\* Default setting after Reset and Stop Mode Recovery

\*\*\* At the XOR gate input

\*\*\*\* Default setting after reset. Must be 1 if using a crystal or resonator clock source.

**Figure 33. STOP Mode Recovery Register**

### SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.




Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8<sup>®</sup> CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 37.

WDTMR(0F)0Fh



\* Default setting after reset

Figure 37. Watch-Dog Timer Mode Register (Write Only)


WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 23.



R247 P3M(F7H)

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|



\* Default setting after reset. Not reset with a Stop Mode recovery.

Figure 49. Port 3 Mode Register (F7H: Write Only)



R252 Flags(FCH)





Figure 54. Flag Register (FCH: Read/Write)

R253 RP(FDH)




Default setting after reset = 0000 0000

Figure 55. Register Pointer (FDH: Read/Write)



**Example**



- Numerics
  - 16-bit counter/timer circuits 46
  - 20-pin DIP package diagram 82
  - 20-pin SSOP package diagram 84
  - 28-pin DIP package diagram 86
  - 28-pin SOIC package diagram 85
  - 28-pin SSOP package diagram 87
  - 40-pin DIP package diagram 87
  - 48-pin SSOP package diagram 89
  - 8-bit counter/timer circuits 42
- A
  - absolute maximum ratings 10
- AC
  - characteristics 16
  - timing diagram 16
- address spaces, basic 2
- architecture 2
  - expanded register file 28
- B
  - basic address spaces 2
- block diagram, ZLP32300 functional 3
- C
  - capacitance 11
  - characteristics
    - AC 16
    - DC 11
  - clock 53
  - comparator inputs/outputs 25
  - configuration
    - port 0 19
    - port 1 20
    - port 2 21
    - port 3 22
    - port 3 counter/timer 24
  - counter/timer
    - 16-bit circuits 46
    - 8-bit circuits 42
    - brown-out voltage/standby 64
    - clock 53
    - demodulation mode count capture flow-  
chart 44
    - demodulation mode flowchart 45
    - EPROM selectable options 64
    - glitch filter circuitry 40
    - halt instruction 54
    - input circuit 40
    - interrupt block diagram 51
    - interrupt types, sources and vectors 52
    - oscillator configuration 53
    - output circuit 49
    - ping-pong mode 48
    - port configuration register 55
    - resets and WDT 63
    - SCLK circuit 58
    - stop instruction 54
    - stop mode recovery register 57
    - stop mode recovery register 2 61
    - stop mode recovery source 59
    - T16 demodulation mode 47
    - T16 transmit mode 46
    - T16\_OUT in modulo-N mode 47
    - T16\_OUT in single-pass mode 47
    - T8 demodulation mode 43
    - T8 transmit mode 40
    - T8\_OUT in modulo-N mode 43
    - T8\_OUT in single-pass mode 43
    - transmit mode flowchart 41
    - voltage detection and flags 65
    - watch-dog timer mode register 62
    - watch-dog timer time select 63
  - CTR(D)01h T8 and T16 Common Functions 35
- D
  - DC characteristics 11
- demodulation mode
  - count capture flowchart 44
  - flowchart 45
  - T16 47
  - T8 43
- description
  - functional 25
  - general 2

- pin 4
- E
- EPROM
  - selectable options 64
- expanded register file 26
- expanded register file architecture 28
- expanded register file control registers 71
  - flag 80
  - interrupt mask register 79
  - interrupt priority register 78
  - interrupt request register 79
  - port 0 and 1 mode register 77
  - port 2 configuration register 75
  - port 3 mode register 76
  - port configuration register 75
  - register pointer 80
  - stack pointer high register 81
  - stack pointer low register 81
  - stop-mode recovery register 73
  - stop-mode recovery register 2 74
  - T16 control register 69
  - T8 and T16 common control functions register 67
  - T8/T16 control register 70
  - TC8 control register 66
  - watch-dog timer register 75
- F
- features
  - standby modes 1
- functional description
  - counter/timer functional blocks 40
  - CTR(D)01h register 35
  - CTR0(D)00h register 33
  - CTR2(D)02h register 37
  - CTR3(D)03h register 39
  - expanded register file 26
  - expanded register file architecture 28
  - HI16(D)09h register 32
  - HI8(D)0Bh register 32
  - L08(D)0Ah register 32
  - L0I6(D)08h register 32
  - program memory map 26
  - RAM 25
  - register description 65
  - register file 30
  - register pointer 29
  - register pointer detail 31
  - SMR2(F)0D1h register 40
  - stack 31
  - TC16H(D)07h register 32
  - TC16L(D)06h register 33
  - TC8H(D)05h register 33
  - TC8L(D)04h register 33
- G
- glitch filter circuitry 40
- H
- halt instruction, counter/timer 54
- I
- input circuit 40
- interrupt block diagram, counter/timer 51
- interrupt types, sources and vectors 52
- L
- low-voltage detection register 65
- M
- memory, program 25
- modulo-N mode
  - T16\_OUT 47
  - T8\_OUT 43
- O
- oscillator configuration 53
- output circuit, counter/timer 49
- P
- package information
  - 20-pin DIP package diagram 82
  - 20-pin SSOP package diagram 84
  - 28-pin DIP package diagram 86
  - 28-pin SOIC package diagram 85
  - 28-pin SSOP package diagram 87
  - 40-pin DIP package diagram 87
  - 48-pin SSOP package diagram 89
- pin configuration
  - 20-pin DIP/SOIC/SSOP 5