



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323heh2816c00tr



Eiguro 60	19 Din SSOD Dockago Docign	 'n
rigui e oo.	40-FIII SSOF FACKAGE DESIGN	 7

PS023803-0305 List of Figures

Capacitance

Table 8 lists the capacitances.

Table 8. Capacitance

Parameter	Maximum		
Input capacitance	12pF		
Output capacitance	12pF		
I/O capacitance	12pF		
Note: $T_A = 25^{\circ}$ C, $V_{CC} = GND = 0$ V, $f = 1.0$ MHz, unmeasured pins returned to GND			

DC Characteristics

Table 9. GP323HS DC Characteristics

			T _A =0°C to	+70°C				
Symbol	Parameter	v_{cc}	Min	Typ(7)	Max	Units	Conditions	Notes
V _{CC}	Supply Voltage		2.0		5.5	V	See Note 5	5
V _{CH}	Clock Input High Voltage	2.0-5.5	0.8 V _{CC}		V _{CC} +0.3	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	2.0-5.5	V _{SS} -0.3		0.4	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	2.0-5.5	0.7 V _{CC}		V _{CC} +0.3	V		
V_{IL}	Input Low Voltage	2.0-5.5	V _{SS} -0.3		0.2 V _{CC}	V		
V _{OH1}	Output High Voltage	2.0-5.5	V _{CC} -0.4			V	$I_{OH} = -0.5$ mA	
V _{OH2}	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	V _{CC} -0.8			V	$I_{OH} = -7 \text{mA}$	
V _{OL1}	Output Low Voltage	2.0-5.5			0.4	V	I _{OL} = 4.0mA	
V _{OL2}	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			0.8	V	I _{OL} = 10mA	
V _{OFFSET}	Comparator Input Offset Voltage	2.0-5.5			25	mV		
V _{REF}	Comparator Reference Voltage	2.0-5.5	0		V _{CC} 1.75	V		
I _{IL}	Input Leakage	2.0-5.5	-1		1	μΑ	V _{IN} = 0V, V _{CC} Pull-ups disabled	
R _{PU}	Pull-up Resistance	2.0V	225		675	ΚΩ	V _{IN} = 0V; Pullups selected by mask	
		3.6V	75		275	ΚΩ	option	
		5.0V	40		160	ΚΩ	-	

PS023803-0305 DC Characteristics

Table 9. GP323HS DC Characteristics (Continued)

			T _A =0°C	to +70°C				
Symbol	Parameter	v_{cc}	Min	Typ(7)	Max	Units	Conditions	Notes
I _{OL}	Output Leakage	2.0-5.5	-1		1	μΑ	$V_{IN} = 0V, V_{CC}$	
I _{CC}	Supply Current	2.0V		1	3	mA	at 8.0 MHz	1, 2
		3.6V		5	10	mΑ	at 8.0 MHz	1, 2
		5.5V		10	15	mΑ	at 8.0 MHz	1, 2
I _{CC1}	Standby Current	2.0V		0.5	1.6	mΑ	V _{IN} = 0V, Clock at 8.0MHz	1, 2, 6
	(HALT Mode)	3.6V		8.0	2.0	mΑ	V _{IN} = 0V, Clock at 8.0MHz	1, 2, 6
		5.5V		1.3	3.2	mΑ	V _{IN} = 0V, Clock at 8.0MHz	1, 2, 6
I _{CC2}	Standby Current (Stop	2.0V		1.6	8	μΑ	V _{IN} = 0 V, V _{CC} WDT not Running	3
	Mode)	3.6V		1.8	10	μΑ	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT not Running}$	3
		5.5V		1.9	12	μA	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT not Running}$	3
		2.0V		5	20	μΑ	V _{IN} = 0 V, V _{CC} WDT is Running	3
		3.6V		8	30	μΑ	V _{IN} = 0 V, V _{CC} WDT is Running	3
		5.5V		15	45	μΑ	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT is Running}$	3
I _{LV}	Standby Current (Low Voltage)			1.2	6	μΑ	Measured at 1.3V	4
V _{BO}	V _{CC} Low Voltage			1.9	2.0	V	8MHz maximum	
ВО	Protection						Ext. CLK Freq.	
V _{LVD}	V _{CC} Low Voltage Detection			2.4		V		
V _{HVD}	Vcc High Voltage Detection			2.7		V		

Notes:

- 1. All outputs unloaded, inputs at rail.
- 2. CL1 = CL2 = 100 pF.
- 3. Oscillator stopped.
- 4. Oscillator stops when $V_{\mbox{\footnotesize{CC}}}$ falls below $V_{\mbox{\footnotesize{BO}}}$ limit.
- 5. It is strongly recommended to add a filter capacitor (minimum 0.1 μ F), physically close to VCC and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
- 6. Comparator and Timers are on. Interrupt disabled.
- 7. Typical values shown are at 25 degrees C.

Table 10. GP323HE DC Characteristics

T _A = -40°C to +105°C								
Symbol	Parameter	V _{CC}	Min	Typ(7)	Max	Units	Conditions	Notes
V _{CC}	Supply Voltage		2.0		5.5	V	See Note 5	5
V _{CH}	Clock Input High Voltage	2.0-5.5	0.8 V _{CC}		V _{CC} +0.3	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	2.0-5.5	V _{SS} -0.3		0.4	V	Driven by External Clock Generator	
V_{IH}	Input High Voltage	2.0-5.5	0.7 V _{CC}		V _{CC} +0.3	V		
V _{IL}	Input Low Voltage	2.0-5.5	V _{SS} -0.3		0.2 V _{CC}	V		
V _{OH1}	Output High Voltage	2.0-5.5	V _{CC} -0.4			V	$I_{OH} = -0.5$ mA	

PS023803-0305 DC Characteristics

CTR1(0D)01H" on page 35). Other edge detect and IRQ modes are described in Table 14.

Note: Comparators are powered down by entering Stop Mode. For P31-P33 to be used in a Stop Mode Recovery (SMR) source, these inputs must be placed into digital mode.

Table 14. Port 3 Pin Function Summary

Pin	I/O	Counter/Timers	Comparator	Interrupt
Pref1/P30	IN		RF1	
P31	IN	IN	AN1	IRQ2
P32	IN		AN2	IRQ0
P33	IN		RF2	IRQ1
P34	OUT	Т8	AO1	
P35	OUT	T16		
P36	OUT	T8/16		
P37	OUT		AO2	
P20	I/O	IN		

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 13). Control is performed by programming bits D5-D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.

PS023803-0305 Pin Functions ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

Note: An expanded register bank is also referred to as an expanded register group (see Figure 15).




Figure 15. Expanded Register File Architecture

Table 17. CTR2(D)02H: Counter/Timer16 Control Register

Field	Bit Position		Value	Description
T16_Enable	7	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W		Transmit Mode
			0*	Modulo-N
			1	Single Pass
				Demodulation Mode
			0	T16 Recognizes Edge
			1	T16 Does Not Recognize Edge
Time_Out	5	R	0*	No Counter Timeout
_			1	Counter Timeout
				Occurred
		W	0	No Effect
			1	Reset Flag to 0
T16 _Clock	43	R/W	00**	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0*	Disable Timeout Int.
				Enable Timeout Int.
P35_Out	0	R/W	0*	P35 as Port Output
			1	T16 Output on P35

Note:

T16_Enable

This field enables T16 when set to 1.

Single/Modulo-N

In TRANSMIT Mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.

^{*}Indicates the value upon Power-On Reset.

^{**}Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.




Figure 19. Transmit Mode Flowchart




Figure 24. Demodulation Mode Flowchart

During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

Interrupts

The ZGP323H features six different interrupts (Table 19). The interrupts are maskable and prioritized (Figure 30). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the counter/timers (Table 19) and one for low voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in digital mode, Pin P33 is the source. When in analog mode the output of the Stop mode recovery source logic is used as the source for the interrupt. See Figure 35, Stop Mode Recovery Source, on page 59.


Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 59) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address OBH.

SMR(0F)0BH



- * Default after Power On Reset or Watch-Dog Reset
- * * Default setting after Reset and Stop Mode Recovery
- * * * At the XOR gate input
- * * * * Default setting after reset. Must be 1 if using a crystal or resonator clock source.

Figure 33. STOP Mode Recovery Register

SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.




Figure 34. SCLK Circuit

Stop-Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (Figure 35 and Table 22).

Stop-Mode Recovery Register 2—SMR2(F)0DH

Table 21 lists and briefly describes the fields for this register.

Table 21.SMR2(F)0DH:Stop Mode Recovery Register 2*


Field	Bit Position		Value	Description
Reserved	7		0	Reserved (Must be 0)
Recovery Level	-6	W	0 [†]	Low
			1	High
Reserved	5		0	Reserved (Must be 0)
Source	432	W	000 [†]	A. POR Only
			001	B. NAND of P23-P20
			010	C. NAND of P27-P20
			011	D. NOR of P33-P31
			100	E. NAND of P33-P31
			101	F. NOR of P33-P31, P00, P07
			110	G. NAND of P33-P31, P00, P07
			111	H. NAND of P33-P31, P22-P20
Reserved	10		00	Reserved (Must be 0)

Notes:

^{*} Port pins configured as outputs are ignored as a SMR recovery source. † Indicates the value upon Power-On Reset

Expanded Register File Control Registers (0D)

The expanded register file control registers (0D) are depicted in Figure 39 through Figure 43.




^{*} Default setting after reset.

Figure 39. TC8 Control Register ((0D)O0H: Read/Write Except Where Noted)

^{* *} Default setting after Reset.. Not reset with a Stop-Mode recovery.

WDTMR(0F)0FH




^{*} Default setting after reset. Not reset with a Stop Mode recovery.

Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only)

Standard Control Registers

R246 P2M(F6H)



^{*} Default setting after reset. Not reset with a Stop Mode recovery.

Figure 48. Port 2 Mode Register (F6H: Write Only)








Figure 51. Interrupt Priority Register (F9H: Write Only)



SYMBOL	MILLI	METER	INCH		
SYMBOL	MIN	MAX	MIN	MAX	
Α	2.40	2.64	.094	.104	
A1	0.10	0.30	.004	.012	
A2	2.24	2.44	.088	.096	
В	0.36	0.46	.014	.018	
С	0.23	0.30	.009	.012	
D	17.78	18.00	.700	.710	
E	7.40	7.60	.291	.299	
е	1.27	BSC BSC	.050 BSC		
Н	10.00	10.65	.394	.419	
h	0.30	0.71	.012	.028	
L	0.61	1.00	.024	.039	
Q1	0.97	1.09	.038	.043	



CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.






Figure 62. 28-Pin SOIC Package Diagram

PS023803-0305 Package Information










Figure 63. 28-Pin CDIP Package Diagram





SYMBOL OPT#		MILLIN	IETER	INCH		
		MIN	MAX	MIN	MAX	
A1		0.38	1.02	.015	.040	
A2		3.18	4.19	.125	.165	
В		0.38	0.53	.015	.021	
B1	01	1.40	1.65	.055	.065	
5	02	1.14	1.40	.045	.055	
С		0.23	0.38	.009	.015	
D	01	36.58	37.34	1.440	1.470	
	02	35.31	35.94	1.390	1.415	
E		15.24	15.75	.600	.620	
E1	01	13.59	14.10	.535	.555	
	02	12.83	13.08	.505	.515	
е		2.54	TYP	.100	BSC	
eA		15.49	16.76	.610	.660	
L		3.05	3.81	.120	.150	
Q1	01	1.40	1.91	.055	.075	
ÿ	02	1.40	1.78	.055	.070	
,	01	1.52	2.29	.060	.090	
S	02	1.02	1.52	.040	.060	

CONTROLLING DIMENSIONS : INCH

OPTION TABLE					
OPTION#	PACKAGE				
01	STANDARD				
02	IDF				

Note: ZiLOG supplies both options for production. Component layout PCB design should cover bigger option 01.

Figure 64. 28-Pin PDIP Package Diagram

PS023803-0305 Package Information






Figure 65. 28-Pin SSOP Package Diagram




Figure 66. 40-Pin PDIP Package Diagram

PS023803-0305 Package Information

\mathbb{Z}

96

Numerics	demodulation mode flowchart 45
16-bit counter/timer circuits 46	EPROM selectable options 64
20-pin DIP package diagram 82	glitch filter circuitry 40
20-pin SSOP package diagram 84	halt instruction 54
28-pin DIP package diagram 86	input circuit 40
28-pin SOICpackage diagram 85	interrupt block diagram 51
28-pin SSOP package diagram 87	interrupt types, sources and vectors 52
40-pin DIP package diagram 87	oscillator configuration 53
48-pin SSOP package diagram 89	output circuit 49
8-bit counter/timer circuits 42	ping-pong mode 48
A	port configuration register 55
absolute maximum ratings 10	resets and WDT 63
AC	SCLK circuit 58
characteristics 16	stop instruction 54
timing diagram 16	stop mode recovery register 57
address spaces, basic 2	stop mode recovery register 37
architecture 2	stop mode recovery source 59
expanded register file 28	T16 demodulation mode 47
B	T16 demodulation mode 47 T16 transmit mode 46
basic address spaces 2	T16_OUT in modulo-N mode 47
block diagram, ZLP32300 functional 3	T16_OUT in single-pass mode 47 T8 demodulation mode 43
C	
capacitance 11	T8 transmit mode 40
characteristics	T8_OUT in modulo-N mode 43
AC 16	T8_OUT in single-pass mode 43
DC 11	transmit mode flowchart 41
clock 53	voltage detection and flags 65
comparator inputs/outputs 25	watch-dog timer mode register 62
configuration	watch-dog timer time select 63
port 0 19	CTR(D)01h T8 and T16 Common Functions
port 1 20	35
port 2 21	D
port 3 22	DC characteristics 11
port 3 counter/timer 24	demodulation mode
counter/timer	count capture flowchart 44
16-bit circuits 46	flowchart 45
8-bit circuits 42	T16 47
brown-out voltage/standby 64	T8 43
clock 53	description
demodulation mode count capture flow-	functional 25
chart 44	general 2