



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-BSSOP (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323heh4804c00tr



Table of Contents

Revision Historyiii
Development Features
General Description
Pin Description
Absolute Maximum Ratings
Standard Test Conditions
DC Characteristics
AC Characteristics
Pin Functions
XTAL2 Crystal 2 (Time-Based Output) 18 Port 0 (P07–P00) 18 Port 1 (P17–P10) 19
Port 2 (P27–P20)
Port 3 (P37–P30)
Functional Description
Program Memory
Expanded Register File
Stack
Timers
Expanded Register File Control Registers (0D)
Expanded Register File Control Registers (0F)
Standard Control Registers
Package Information
Ordering Information

PS023803-0305 Table of Contents

ZGP323H Product Specification



	•
v	ı

Figure 34. SCLK Circuit	58
Figure 35. Stop Mode Recovery Source	59
Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2-D4, D6 Write Only) 6	31
Figure 37. Watch-Dog Timer Mode Register (Write Only)6	62
Figure 38. Resets and WDT	63
Figure 39. TC8 Control Register ((0D)O0H: Read/Write Except Where Noted) 6	36
Figure 40. T8 and T16 Common Control Functions ((0D)01H: Read/Write) 6	37
Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted) . 6	39
Figure 42. T8/T16 Control Register (0D)03H: Read/Write (Except Where	
Noted)	
Figure 43. Voltage Detection Register	
Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only) 7	72
Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)	73
Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)	74
Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only)	75
Figure 48. Port 2 Mode Register (F6H: Write Only)	75
Figure 49. Port 3 Mode Register (F7H: Write Only)	76
Figure 50. Port 0 and 1 Mode Register (F8H: Write Only)	77
Figure 51. Interrupt Priority Register (F9H: Write Only)	78
Figure 52. Interrupt Request Register (FAH: Read/Write)	79
Figure 53. Interrupt Mask Register (FBH: Read/Write)	79
Figure 54. Flag Register (FCH: Read/Write)	30
Figure 55. Register Pointer (FDH: Read/Write) 8	30
Figure 56. Stack Pointer High (FEH: Read/Write) 8	81
Figure 57. Stack Pointer Low (FFH: Read/Write)	31
Figure 58. 20-Pin CDIP Package 8	32
Figure 59. 20-Pin PDIP Package Diagram 8	32
Figure 60. 20-Pin SOIC Package Diagram	33
Figure 61. 20-Pin SSOP Package Diagram 8	34
Figure 62. 28-Pin SOIC Package Diagram	35
Figure 63. 28-Pin CDIP Package Diagram 8	36
Figure 64. 28-Pin PDIP Package Diagram 8	36
Figure 65. 28-Pin SSOP Package Diagram	37
Figure 66. 40-Pin PDIP Package Diagram 8	37
Figure 67. 40-Pin CDIP Package Diagram	38

PS023803-0305 List of Figures

Development Features

Table 2 lists the features of ZiLOG® SZGP323H members.

Table 2. Features


Device	OTP (KB)	RAM (Bytes)	I/O Lines	Voltage Range
ZGP323H OTP MCU Family	4, 8, 16, 32	237	32, 24 or 16	2.0V-5.5V

- Low power consumption—18mW (typical)
- T = Temperature
 - $S = Standard 0^{\circ} to +70^{\circ}C$
 - $E = Extended -40^{\circ} to +105^{\circ}C$
 - A = Automotive -40 $^{\circ}$ to +125 $^{\circ}$ C
- Three standby modes:
 - STOP— (typical 1.8µA)
 - HALT— (typical 0.8mA)
 - Low voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
 - One programmable 8-bit counter/timer with two capture registers and two load registers
 - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
 - Programmable input glitch filter for pulse reception
- Six priority interrupts
 - Three external
 - Two assigned to counter/timers
 - One low-voltage detection interrupt
- Low voltage detection and high voltage detection flags
- Programmable Watch-Dog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EPROM options
 - Port 0: 0–3 pull-up transistors
 - Port 0: 4-7 pull-up transistors

PS023803-0305 Development Features

Table 3. Power Connections

Connection	Circuit	Device
Power	V _{CC}	V_{DD}
Ground	GND	V _{SS}



Note: Refer to the specific package for available pins.

Figure 1. Functional Block Diagram

PS023803-0305 General Description

Absolute Maximum Ratings

Stresses greater than those listed in Table 8 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

Table 7. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	-40	125	° C	1
Storage temperature	-65	+150	° C	
Voltage on any pin with respect to V _{SS}	-0.3	7.0	V	2
Voltage on V _{DD} pin with respect to V _{SS}	-0.3	7.0	V	
Maximum current on input and/or inactive output pin	- 5	+5	μΑ	
Maximum output current from active output pin	-25	+25	mA	
Maximum current into V _{DD} or out of V _{SS}		75	mA	

Notes:

- 1. See Ordering Information.
- 2. This voltage applies to all pins except the following: V_{DD}, P32, P33 and RESET.

Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 7).




Figure 7. Test Load Diagram

Pin Functions

XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonant to the on-chip oscillator output.

Port 0 (P07-P00)

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open-drain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

An optional pull-up transistor is available as a mask option on all Port 0 bits with nibble select.

Notes: Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

The Port O direction is reset to its default state following an

The Port 0 direction is reset to its default state following an SMR.

PS023803-0305 Pin Functions




Figure 13. Port 3 Counter/Timer Output Configuration

PS023803-0305 Pin Functions




Figure 14. Program Memory Map (32K OTP)

Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8[®] register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the

Timers

T8_Capture_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

Field	Bit Position		Description	
T8_Capture_HI	[7:0]	R/W	Captured Data - No Effect	

T8_Capture_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

Field	Bit Position		Description	
T8_Capture_L0	[7:0]	R/W	Captured Data - No Effect	

T16_Capture_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

Field	Bit Position		Description	
T16_Capture_HI	[7:0]	R/W	Captured Data - No Effect	

T16_Capture_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

Field	Bit Position	Description
T16_Capture_LO	[7:0]	R/W Captured Data - No Effect

Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

Field	Bit Position		Description
T16_Data_HI	[7:0]	R/W	Data

Table 15. CTR0(D)00H Counter/Timer8 Control Register (Continued)

Field	Bit Position		Value	Description
Counter_INT_Mask	1-	R/W	0** 1	Disable Time-Out Interrupt Enable Time-Out Interrupt
P34_Out	0	R/W	0* 1	P34 as Port Output T8 Output on P34

Note:

T8 Enable

This field enables T8 when set (written) to 1.

Single/Modulo-N

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

Timeout

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.



Caution: Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers.

> The first clock of T8 might not have complete clock width and can occur any time when enabled.



Note: Take care when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.

T8 Clock

This bit defines the frequency of the input signal to T8.

^{*}Indicates the value upon Power-On Reset.

^{**}Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

Note: The letter h denotes hexadecimal values.

Transition from 0 to FFh is not a timeout condition.

 \bigwedge

Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.




Figure 21. T8_OUT in Single-Pass Mode




Figure 22. T8_OUT in Modulo-N Mode

T8 Demodulation Mode

The user must program TC8L and TC8H to FFH. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put




Figure 24. Demodulation Mode Flowchart

Low-Voltage Detection Register—LVD(D)0Ch

Note: Voltage detection does not work at Stop mode. It must be disabled during Stop mode in order to reduce current.

Field	Bit Position			Description
LVD	76543			Reserved No Effect
	2	R	1 0*	HVD flag set HVD flag reset
	1-	R	1 0*	LVD flag set LVD flag reset
	0	R/W	1 0*	Enable VD Disable VD
*Default	after POR			

Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

Voltage Detection and Flags

The Voltage Detection register (LVD, register <code>0CH</code> at the expanded register bank <code>0Dh</code>) offers an option of monitoring the V_{CC} voltage. The Voltage Detection is enabled when bit 0 of LVD register is set. Once Voltage Detection is enabled, the the V_{CC} level is monitored in real time. The flags in the LVD register valid 20uS after Voltage Detection is enabled. The HVD flag (bit 2 of the LVD register) is set only if V_{CC} is higher than V_{HVD}. The LVD flag (bit 1 of the LVD register) is set only if V_{CC} is lower than the V_{LVD}. When Voltage Detection is enabled, the LVD flag also triggers IRQ5. The IRQ bit 5 latches the low voltage condition until it is cleared by instructions or reset. The IRQ5 interrupt is served if it is enabled in the IMR register. Otherwise, bit 5 of IRQ register is latched as a flag only.

Notes: If it is necessary to receive an LVD interrupt upon power-up at an operating voltage lower than the low battery detect threshold, enable interrupts using the Enable Interrupt instruction (EI) prior to enabling the voltage detection.

CTR2(0D)02H





Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)

LVD(0D)0CH




^{*} Default setting after reset.


Figure 43. Voltage Detection Register

Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

Expanded Register File Control Registers (0F)

The expanded register file control registers (0F) are depicted in Figures 44 through Figure 57.











Figure 58. 20-Pin CDIP Package



SYMBOL	MILLIMETER		INCH	
STWIDOL	MIN	MAX	MIN	MAX
A1	0.38	0.81	.015	.032
A2	3.25	3.68	.128	.145
В	0.41	0.51	.016	.020
B1	1.47	1.57	.058	.062
С	0.20	0.30	.008	.012
D	25.65	26.16	1.010	1.030
E	7.49	8.26	.295	.325
E1	6.10	6.65	.240	.262
е	2.54	BSC	.100	BSC
eA	7.87	9.14	.310	.360
L	3.18	3.43	.125	.135
Q1	1.42	1.65	.056	.065
S	1.52	1.65	.060	.065





CONTROLLING DIMENSIONS : INCH

Figure 59. 20-Pin PDIP Package Diagram

PS023803-0305 Package Information

16KB Standard Temperature: 0° to +70°C					
Part Number	Description	Part Number	Description		
ZGP323HSH4816C	48-pin SSOP 16K OTP	ZGP323HSS2816C	28-pin SOIC 16K OTP		
ZGP323HSP4016C	40-pin PDIP 16K OTP	ZGP323HSH2016C	20-pin SSOP 16K OTP		
ZGP323HSH2816C	28-pin SSOP 16K OTP	ZGP323HSP2016C	20-pin PDIP 16K OTP		
ZGP323HSP2816C	28-pin PDIP 16K OTP	ZGP323HSS2016C	20-pin SOIC 16K OTP		
16KB Extended Temperature: -40° to +105°C					
Part Number	Description	Part Number	Description		
ZGP323HEH4816C	48-pin SSOP 16K OTP	ZGP323HES2816C	28-pin SOIC 16K OTP		
ZGP323HEP4016C	40-pin PDIP 16K OTP	ZGP323HEH2016C	20-pin SSOP 16K OTP		
ZGP323HEH2816C	28-pin SSOP 16K OTP	ZGP323HEP2016C	20-pin PDIP 16K OTP		
ZGP323HEP2816C	28-pin PDIP 16K OTP	ZGP323HES2016C	20-pin SOIC 16K OTP		
16KB Automotive Temperature: -40° to +125°C					
Part Number	Description	Part Number	Description		
ZGP323HAH4816C	48-pin SSOP 16K OTP	ZGP323HAS2816C	28-pin SOIC 16K OTP		
ZGP323HAP4016C	40-pin PDIP 16K OTP	ZGP323HAH2016C	20-pin SSOP 16K OTP		
ZGP323HAH2816C	28-pin SSOP 16K OTP	ZGP323HAP2016C	20-pin PDIP 16K OTP		
ZGP323HAP2816C	28-pin PDIP 16K OTP	ZGP323HAS2016C	20-pin SOIC 16K OTP		
Replace C with G for Lead-Free Packaging					

PS023803-0305 Ordering Information

For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

Codes

ZG = ZiLOG General Purpose Family

P = OTP

323 = Family Designation

H = High Voltage

T = Temparature

 $S = Standard 0^{\circ} to +70^{\circ}C$

 $E = Extended -40^{\circ} to +105^{\circ}C$

 $A = Automotive -40^{\circ} to +125^{\circ}C$

P = Package Type:

K = CDIP

P = PDIP

H = SSOP

S = SOIC

= Number of Pins

CC = Memory Size

M = Molding Compound

C = Standard Plastic Packaging Molding Compound

G = Green Plastic Molding Compound

E = Standard Cer Dip flow

PS023803-0305 Ordering Information

28 nin DID/SOIC/SSOD 6	HI8/D)0Dh 22
28-pin DIP/SOIC/SSOP 6	HI8(D)0Bh 32
40- and 48-pin 8	interrupt priority 78
40-pin DIP 7	interrupt request 79
48-pin SSOP 8	interruptmask 79
pin functions	L016(D)08h 32
port 0 (P07 - P00) 18	L08(D)0Ah 32
port 0 (P17 - P10) 19	LVD(D)0Ch 65
port 0 configuration 19	pointer 80
port 1 configuration 20	port 0 and 1 77
port 2 (P27 - P20) 20	port 2 configuration 75
port 2 (P37 - P30) 21	port 3 mode 76
port 2 configuration 21	port configuration 55, 75
port 3 configuration 22	SMR2(F)0Dh 40
port 3 counter/timer configuration 24	stack pointer high 81
reset) 25	stack pointer low 81
XTAL1 (time-based input 18	stop mode recovery 57
XTAL2 (time-based output) 18	stop mode recovery 2 61
ping-pong mode 48	stop-mode recovery 73
port 0 configuration 19	stop-mode recovery 2 74
port 0 pin function 18	T16 control 69
port 1 configuration 20	T8 and T16 common control functions 67
port 1 pin function 19	T8/T16 control 70
port 2 configuration 21	TC16H(D)07h 32
port 2 pin function 20	TC16L(D)06h 33
port 3 configuration 22	TC8 control 66
port 3 pin function 21	TC8H(D)05h 33
port 3counter/timer configuration 24	TC8L(D)04h 33
port configuration register 55	voltage detection 71
power connections 3	watch-dog timer 75
power supply 5	register description
program memory 25	Counter/Timer2 LS-Byte Hold 33
map 26	Counter/Timer2 MS-Byte Hold 32
R	Counter/Timer8 Control 33
ratings, absolute maximum 10	Counter/Timer8 High Hold 33
register 61	Counter/Timer8 Low Hold 33
CTR(D)01h 35	CTR2 Counter/Timer 16 Control 37
CTR0(D)00h 33	CTR3 T8/T16 Control 39
CTR2(D)02h 37	Stop Mode Recovery2 40
CTR3(D)03h 39	T16_Capture_LO 32
flag 80	T8 and T16 Common functions 35
HI16(D)09h 32	T8_Capture_HI 32
	-

T8_Capture_LO 32
register file 30
expanded 26
register pointer 29
detail 31
reset pin function 25
resets and WDT 63
S
SCLK circuit 58
single-pass mode
T16_OUT 47
T8_OUT 43
stack 31
standard test conditions 10
standby modes 1
stop instruction, counter/timer 54
stop mode recovery
2 register 61
source 59
stop mode recovery 2 61
stop mode recovery register 57
T
T16 transmit mode 46
T16_Capture_HI 32
T8 transmit mode 40
T8_Capture_HI 32
test conditions, standard 10
test load diagram 10
timing diagram, AC 16
transmit mode flowchart 41
V
VCC 5
voltage
brown-out/standby 64
detection and flags 65
voltage detection register 71 W
watch-dog timer
mode registerwatch-dog timer mode register 62
time select 63

X XTAL1 5 XTAL1 pin function 18 XTAL2 5 XTAL2 pin function 18