



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 16 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 20-DIP (0.300", 7.62mm) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323hep2016g |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters 532 Race Street

San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.zilog.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Document Disclaimer

©2005 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZGP323H Product Specification

| 40-Pin PDIP # | 48-Pin SSOP # | Symbol |
|---------------|---------------|-----------------|
| 33 | 40 | P13 |
| 8 | 9 | P14 |
| 9 | 10 | P15 |
| 12 | 15 | P16 |
| 13 | 16 | P17 |
| 35 | 42 | P20 |
| 36 | 43 | P21 |
| 37 | 44 | P22 |
| 38 | 45 | P23 |
| 39 | 46 | P24 |
| 2 | 2 | P25 |
| 3 | 3 | P26 |
| 4 | 4 | P27 |
| 16 | 19 | P31 |
| 17 | 20 | P32 |
| 18 | 21 | P33 |
| 19 | 22 | P34 |
| 22 | 26 | P35 |
| 24 | 28 | P36 |
| 23 | 27 | P37 |
| 20 | 23 | NC |
| 40 | 47 | NC |
| 1 | 1 | NC |
| 21 | 25 | RESET |
| 15 | 18 | XTAL1 |
| 14 | 17 | XTAL2 |
| 11 | 12, 13 | V _{DD} |
| 31 | 24, 37, 38 | V _{SS} |
| 25 | 29 | Pref1/P30 |
| | 48 | NC |
| | 6 | NC |
| | 14 | NC |
| | 30 | NC |
| | 36 | NC |

Table 6. 40- and 48-Pin Configuration (Continued)

Absolute Maximum Ratings

Stresses greater than those listed in Table 8 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

Table 7. Absolute Maximum Ratings

| Parameter | Minimum | Maximum | Units | Notes |
|---|---------|---------|-------|-------|
| Ambient temperature under bias | -40 | 125 | ° C | 1 |
| Storage temperature | -65 | +150 | ° C | |
| Voltage on any pin with respect to V _{SS} | -0.3 | 7.0 | V | 2 |
| Voltage on V_{DD} pin with respect to V_{SS} | -0.3 | 7.0 | V | |
| Maximum current on input and/or inactive output pin | -5 | +5 | μA | |
| Maximum output current from active output pin | -25 | +25 | mA | |
| Maximum current into V_{DD} or out of V_{SS} | | 75 | mA | |
| | | | | |

Notes:

1. See Ordering Information.

2. This voltage applies to all pins except the following: V_{DD}, P32, P33 and RESET.

Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 7).

Figure 7. Test Load Diagram

| | T₄=0°C to +70°C | | | | | | | |
|------------------|----------------------------------|-----------------|-----|--------|-----|-------|--|---------|
| Symbol | Parameter | V _{CC} | Min | Typ(7) | Мах | Units | Conditions | Notes |
| I _{OL} | Output Leakage | 2.0-5.5 | -1 | | 1 | μA | $V_{IN} = 0V, V_{CC}$ | |
| Icc | Supply Current | 2.0V | | 1 | 3 | mA | at 8.0 MHz | 1, 2 |
| 00 | | 3.6V | | 5 | 10 | mA | at 8.0 MHz | 1, 2 |
| | | 5.5V | | 10 | 15 | mA | at 8.0 MHz | 1, 2 |
| I _{CC1} | Standby Current | 2.0V | | 0.5 | 1.6 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | (HALT Mode) | 3.6V | | 0.8 | 2.0 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | | 5.5V | | 1.3 | 3.2 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| I _{CC2} | Standby Current (Stop | 2.0V | | 1.6 | 8 | μA | $V_{IN} = 0 V, V_{CC} WDT not Running$ | 3 |
| | Mode) | 3.6V | | 1.8 | 10 | μA | $V_{IN} = 0 V, V_{CC} WDT not Running$ | 3 |
| | | 5.5V | | 1.9 | 12 | μΑ | $V_{IN} = 0 V, V_{CC} WDT not Running$ | 3 |
| | | 2.0V | | 5 | 20 | μΑ | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| | | 3.6V | | 8 | 30 | μA | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| | | 5.5V | | 15 | 45 | μΑ | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| I _{LV} | Standby Current (Low Voltage) | | | 1.2 | 6 | μA | Measured at 1.3V | 4 |
| V _{BO} | V _{CC} Low Voltage | | | 1.9 | 2.0 | V | 8MHz maximum | |
| 20 | Protection | | | | | | Ext. CLK Freq. | |
| V _{LVD} | V _{CC} Low Voltage | | | 2.4 | | V | | |
| | Detection | | | | | | | |
| V _{HVD} | Vcc High Voltage | | | 2.7 | | V | | |
| | Detection | | | | | | | |

Table 9. GP323HS DC Characteristics (Continued)

Notes:

1. All outputs unloaded, inputs at rail.

2. CL1 = CL2 = 100 pF.

3. Oscillator stopped.

4. Oscillator stops when V_{CC} falls below V_{BO} limit.

 It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to VCC and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.

- 6. Comparator and Timers are on. Interrupt disabled.
- 7. Typical values shown are at 25 degrees C.

Table 10. GP323HE DC Characteristics

| T _A = -40°C to +105°C | | | | | | | | |
|----------------------------------|-----------------------------|-----------------|----------------------|--------|----------------------|-------|---------------------------------------|-------|
| Symbol | Parameter | V _{CC} | Min | Typ(7) | Max | Units | Conditions | Notes |
| V _{CC} | Supply Voltage | | 2.0 | | 5.5 | V | See Note 5 | 5 |
| V _{CH} | Clock Input High Voltage | 2.0-5.5 | 0.8 V _{CC} | | V _{CC} +0.3 | V | Driven by External Clock Generator | |
| V _{CL} | Clock Input Low Voltage | 2.0-5.5 | V _{SS} -0.3 | | 0.4 | V | Driven by External Clock Generator | |
| V _{IH} | Input High Voltage | 2.0-5.5 | 0.7 V _{CC} | | V _{CC} +0.3 | V | | |
| V _{IL} | Input Low Voltage | 2.0-5.5 | V _{SS} -0.3 | | 0.2 V _{CC} | V | | |
| V _{OH1} | Output High Voltage | 2.0-5.5 | V _{CC} -0.4 | | | V | I _{OH} = -0.5mA | |

AC Characteristics

Figure 8. AC Timing Diagram

Figure 11. Port 2 Configuration

Port 3 (P37–P30)

Port 3 is a 8-bit, CMOS-compatible fixed I/O port (see Figure 12). Port 3 consists of four fixed input (P33–P30) and four fixed output (P37–P34), which can be configured under software control for interrupt and as output from the counter/timers. P30, P31, P32, and P33 are standard CMOS inputs; P34, P35, P36, and P37 are push-pull outputs.

Figure 13. Port 3 Counter/Timer Output Configuration

ZGP323H Product Specification

| Location of 3 | 2768 | Not Accessible |
|------------------|------|---------------------|
| first Byte of | _100 | On-Chip |
| executed | | KOM |
| after RESET | 12 | Reset Start Address |
| | 11 | IRQ5 |
| | 10 | IRQ5 |
| | 9 | IRQ4 |
| | 8 | IRQ4 |
| | 7 | IRQ3 |
| (Lower Byte) | 6 | IRQ3 |
| | 5 | IRQ2 |
| Interrupt Vector | 4 | IRQ2 |
| (Upper Byte) | 3 | IRQ1 |
| | 2 | IRQ1 |
| | 1 | IRQ0 |
| | 0 | IRQ0 |

Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8[®] register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the

Timers

T8_Capture_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

| Field | Bit Position | | Description | |
|---------------|--------------|-----|---------------------------|--|
| T8_Capture_HI | [7:0] | R/W | Captured Data - No Effect | |

T8_Capture_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

| Field | Bit Position | | Description |
|---------------|--------------|-----|---------------------------|
| T8_Capture_L0 | [7:0] | R/W | Captured Data - No Effect |

T16_Capture_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

| Field | Bit Position | | Description |
|----------------|--------------|-----|---------------------------|
| T16_Capture_HI | [7:0] | R/W | Captured Data - No Effect |

T16_Capture_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

| Field | Bit Position | Description |
|----------------|--------------|-------------------------------|
| T16_Capture_LO | [7:0] | R/W Captured Data - No Effect |

Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T16_Data_HI | [7:0] | R/W | Data |

34

Table 15.CTR0(D)00H Counter/Timer8 Control Register (Continued)

| Field | Bit Position | | Value | Description |
|------------------|--------------|-----|----------|---|
| Counter_INT_Mask | 1- | R/W | 0** 1 | Disable Time-Out Interrupt Enable Time-Out Interrupt |
| P34_Out | 0 | R/W | 0* 1 | P34 as Port Output T8 Output on P34 |

Note:

*Indicates the value upon Power-On Reset.

**Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

T8 Enable

This field enables T8 when set (written) to 1.

Single/Modulo-N

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

Timeout

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.

Caution: Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers.

The first clock of T8 might not have complete clock width and can occur any time when enabled.

Note: Take care when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.

T8 Clock

This bit defines the frequency of the input signal to T8.

35

Capture_INT_Mask

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

Counter_INT_Mask

Set this bit to allow an interrupt when T8 has a timeout.

P34_Out

This bit defines whether P34 is used as a normal output pin or the T8 output.

T8 and T16 Common Functions—CTR1(0D)01H

This register controls the functions in common with the T8 and T16.

Table 16 lists and briefly describes the fields for this register.

| Field | Bit Position | | Value | Description |
|-------------------|--------------|-----|-------|-------------------|
| Mode | 7 | R/W | 0* | Transmit Mode |
| | | | | Demodulation Mode |
| P36_Out/ | -6 | R/W | | Transmit Mode |
| Demodulator_Input | | | 0* | Port Output |
| | | | 1 | T8/T16 Output |
| | | | | Demodulation Mode |
| | | | 0* | P31 |
| | | | 1 | P20 |
| T8/T16_Logic/ | 54 | R/W | | Transmit Mode |
| Edge _Detect | | | 00** | AND |
| | | | 01 | OR |
| | | | 10 | NOR |
| | | | 11 | NAND |
| | | | | Demodulation Mode |
| | | | 00** | Falling Edge |
| | | | 01 | Rising Edge |
| | | | 10 | Both Edges |
| | | | 11 | Reserved |

Table 16. CTR1(0D)01H T8 and T16 Common Functions

Note: The letter h denotes hexadecimal values.

Transition from 0 to FFh is not a timeout condition.

Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.

Figure 22. T8_OUT in Modulo-N Mode

T8 Demodulation Mode

The user must program TC8L and TC8H to FFH. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put

into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFH (see Figure 23 and Figure 24).

Figure 23. Demodulation Mode Count Capture Flowchart

Figure 28. Ping-Pong Mode Diagram

Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into Single-Pass mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the Ping-Pong mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). See Figure 29.

The initial value of T8 or T16 must not be 1. Stopping the timer and restarting the timer reloads the initial value to avoid an unknown previous value.

Stop Mode Recovery Register 2 (SMR2)

This register determines the mode of Stop Mode Recovery for SMR2 (Figure 36).

SMR2(0F)DH

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|----|----|----|----|----|----|----|----|---|
| | | | | | | | | Reserved (Must be 0) Reserved (Must be 0) Stop-Mode Recovery Source 2 000 POR Only * 001 NAND P20, P21, P22, P23 010 NAND P20, P21, P22, P23, P24, P25, P26, P27 011 NOR P31, P32, P33 100 NAND P31, P32, P33 101 NOR P31, P32, P33, P00, P07 110 NAND P31, P32, P33, P00, P07 |
| | | | | | | | | 111 NAND P31, P32, P33, P20, P21, P22 |
| | | | | | | | | Reserved (Must be 0) |
| | | | | | | | | Recovery Level * * 0 Low * 1 High |
| | | | | | | | | Reserved (Must be 0) |

Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

* Default setting after reset

* * At the XOR gate input

Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only)

If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop Mode Recovery.

Note: Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23–P21) form the NAND equation.

62

Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8[®] CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 37.

WDTMR(0F)0Fh

* Default setting after reset

Figure 37. Watch-Dog Timer Mode Register (Write Only)

WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 23.

R254 SPH(FEH)

Figure 56. Stack Pointer High (FEH: Read/Write)

R255 SPL(FFH)

Stack Pointer Low Byte (SP7–SP0)

Figure 57. Stack Pointer Low (FFH: Read/Write)

Package Information

Package information for all versions of ZGP323H is depicted in Figures 59 through Figure 68.

MILLIMETER

MAX

2.65

0.30

2.44

0.46

0.30

12.95

7.60

10.65

0.40

1.00

1.07

1.27 BSC

INCH

мах

.104

.012

.096

.018

.012

.510

.299

.419

.016

.039

.042

.050 BSC

MIN

.094

.004

.088

.014

.009

.496

.291

.394

.012

.024

.038

Figure 60. 20-Pin SOIC Package Diagram

PS023803-0305

Figure 68. 48-Pin SSOP Package Design

Note: Check with ZiLOG on the actual bonding diagram and coordinate for chip-on-board assembly.

8KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323HSH4808C | 48-pin SSOP 8K OTP | ZGP323HSS2808C | 28-pin SOIC 8K OTP |
| ZGP323HSP4008C | 40-pin PDIP 8K OTP | ZGP323HSH2008C | 20-pin SSOP 8K OTP |
| ZGP323HSH2808C | 28-pin SSOP 8K OTP | ZGP323HSP2008C | 20-pin PDIP 8K OTP |
| ZGP323HSP2808C | 28-pin PDIP 8K OTP | ZGP323HSS2008C | 20-pin SOIC 8K OTP |

8KB Extended Temperature: -40° to +105°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323HEH4808C | 48-pin SSOP 8K OTP | ZGP323HES2808C | 28-pin SOIC 8K OTP |
| ZGP323HEP4008C | 40-pin PDIP 8K OTP | ZGP323HEH2008C | 20-pin SSOP 8K OTP |
| ZGP323HEH2808C | 28-pin SSOP 8K OTP | ZGP323HEP2008C | 20-pin PDIP 8K OTP |
| ZGP323HEP2808C | 28-pin PDIP 8K OTP | ZGP323HES2008C | 20-pin SOIC 8K OTP |

8KB Automotive Temperature: -40° to +125°C

| Part Number | Description | Part Number | Description | | |
|--|--------------------|----------------|--------------------|--|--|
| | Becchption | i altitulioo | Beeenpaien | | |
| ZGP323HAH4808C | 48-pin SSOP 8K OTP | ZGP323HAS2808C | 28-pin SOIC 8K OTP | | |
| ZGP323HAP4008C | 40-pin PDIP 8K OTP | ZGP323HAH2008C | 20-pin SSOP 8K OTP | | |
| ZGP323HAH2808C | 28-pin SSOP 8K OTP | ZGP323HAP2008C | 20-pin PDIP 8K OTP | | |
| ZGP323HAP2808C | 28-pin PDIP 8K OTP | ZGP323HAS2008C | 20-pin SOIC 8K OTP | | |
| Replace C with G for Lead-Free Packaging | | | | | |